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ABSTRACT 
In an AC supply system, good management of reactive power plays an important role in 
ensuring a good quality of supply. A solid-state static VAr compensator enables precise 
and continuous reactive power control to be achieved. A leading and lagging VAr can 
be compensated to give a system with unity power factor. This thesis describes a solid- 
state static VAr compensator which utilises a deadband PWM switching pattern. By 
using simulation as well as experimental results, a comparison is made with 
conventional sinusoidal PWM. The use of deadband PWM enables higher modulation 
indices to be achieved hence facilitating a smaller size of reactive component on the DC 
side. Deadbanding reduces the effective switching frequency thus minimising the 
switching losses and resulting stresses. 
Power quality is also affected by harmonic distortion which originates from the non- 
linear characteristics of electrical devices and loads. The use of an active power filter to 
provide harmonic compensation as well as power factor correction is described in this 
thesis. Modified delta modulation is proposed to control the switching of an active 
power filter. Compensation is achieved with a reduction in switching losses. The 
application of a variable structure control system is considered. Sliding mode switching 
control is used to ensure good tracking of the reference current, thus providing the 
required compensation. 
vii 
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PREFACE 
SCOPE OF THESIS 
This thesis considers the design and control of a solid-state static VAr compensator and 
active power filter. The system employs a shunt connected voltage source inverter. The 
control processes are implemented digitally using 'a floating-point digital signal 
processor and a field programmable gate array. Simulation is performed using PSpice 
and MATLAB (with Simulink) to aid the design process and provide evaluation of 
system performance. 
The first part of the thesis describes a static VAr compensator. The system provides 
leading and lagging VAr for reactive power compensation. The application of 
deadbanding to PWM operation is explained, and it improves system performance 
compared with a similar system using sinusoidal PWM. The second part of the thesis 
presents an active power filter which is used to provide power factor correction as well 
as harmonic compensation. The deadbanding concept is applied to discrete delta 
modulation in order to provide switching control. Sliding mode switching control is 
considered, which tracks the reference current thus providing the required 
compensation. 
STRUCTURE OF THESIS 
The thesis is presented in seven chapters. Chapter 1 gives a brief justification of the 
need for the investigation and provides an introduction to harmonic and reactive power 
xi 
compensation. Chapter 2 presents the background theory for the operation and analysis 
of the SVC and APF. A literature review is given in the area relevant to the study. 
In Chapter 3, the hardware and software requirements to design, build and operate the 
compensation system are described. The design procedure for the power circuit is given 
together with its switching arrangement. The chapter explains a modulation technique 
which gives a 15.5% increase in gain over conventional sinusoidal PWM and minimises 
the switching loss. The modelling techniques are explained, and use PSpice and 
MATLAB software packages. 
Chapter 4 investigates the operation and performance of the static VAr compensator 
with deadband PWM. Detailed explanation is given on the design implementation of the 
Xilinx FPGA and Motorola DSP96002 programming. The deadbanding concept 
improves the system performance and reduces switching losses. Simulation and 
experimental results are presented to study the effectiveness of the proposed technique. 
Chapter 5 presents an active power filter system which is able to compensate both 
harmonics and reactive power. The ability to detect the instantaneous active and reactive 
components is an important criteria. The implementation of the detection technique is 
explained in this chapter. Discrete delta modulation is used to provide the switching 
control. The deadbanding concept is used to obtain a reduction in the switching losses. 
In Chapter 6, sliding mode switching control is used to give the required compensation 
current. A brief introduction on sliding mode control theory is given. A model is defined 
in the d-q reference frame to derive equations for determining the switching control 
action. 
xii 
The concluding chapter provides a summary of the conducted work. The author's 
contributions are highlighted and areas of further research are identified. 
xiii 
CHAPTERI 
INTRODUCTION 
The term VAr (volt-amp reactive) compensation is widely used to define the 
management of reactive power in order to improve the quality of supply in alternating 
current (AC) power systems. This is done by either storing or supplying an appropriately 
variable quantity of reactive power. In practice this effectively means compensating a 
leading or lagging power factor for unity power factor where the voltage and current are 
in phase. 
An electric power system consists of three principal parts, namely generating stations, 
transmission lines and distribution systems [1.1]. Transmission lines are the connecting 
links between the generating stations and the distribution systems and lead to other 
power systems through interconnections. A distribution system connects all the 
individual loads to the transmission lines at substations which perform voltage 
transformation and switching functiofis. An inherent characteristic of electric energy 
transmission and distribution by alternating current is that any real power consumption 
is generally associated with reactive power. The following components contribute 
towards the generation and storage of reactive power [1.2]. 
i. Synchronous generators : These can be used to generate or absorb reactive 
power. The ability to supply reactive power is determined by the short circuit 
ratio (1/synchronous reactance). In modern machines the value of this ratio is 
made low for economic reasons, hence the inherent ability to operate at leading 
power factors is not large. An over-excited machine generates reactive power 
whilst an under-excited machine stores it. 
ii. Overhead lines and transformers : AC transmission and distribution lines are 
predominantly reactive networks. When fully loaded, lines store reactive 
power. On light loads the shunt capacitances of longer lines may become 
predominant and the lines become VAr generators. On the other hand 
transformers always store reactive power. 
iii. Customers' load : Most of the electrical loads used on the customer side, for 
example in factories and homes, are inductive. 
1.1 IMPORTANCE OF VAR COMPENSATION 
Reactive power has been recognised as a significant factor in the design and operation of 
alternating current electric power systems for a long time. A lot of work has been done 
to study its effect and ways to control it. The following points summarise why it is 
necessary to have a VAr compensator [ 1.3] : 
i. since transmission and distribution lines are predominantly reactive, any 
changes in load and load power factor will alter the voltage profile along the 
transmission ines. 
ii. variations in supply voltage will degrade the performance of loads, possibly 
leading to equiPment failure. 
iii. reactive power increases the transmission losses. 
iv. it has been increasingly difficult to construct both generation facilities and new 
transmission lines due to energy, environment, right-of-way and cost problems. 
Therefore it is important to have better utilisation of existing systems. The use 
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of VAr compensators can increase stability limits thereby increasing the 
transmittable power. 
In recent years VAr compensators have been successfully used to solve a variety of 
problems on large interconnected transmission and distribution systems [1.4]. These 
include : 
i. to achieve voltage control 
ii. to increase active power transfer capacity 
iii. to increase transient stability margins 
iv. to increase damping of power oscillations 
to reduce temporary overvoltages 
vi. to balance loading of individual phases 
vii. to damp sub-synchronous resonances 
viii. to provide reactive power to AC/DC converters 
1.2 TYPES OF VAR COMPENSATORS 
Various types of VAr compensators have been proposed and implemented as shown in 
Figure 1.1. Traditionally the synchronous condenser has been used to provide reactive 
power compensation. A condenser is basically a synchronous machine running without 
load. The leading or lagging VAr can be provided by controlling the field excitation 
current. Another obvious method that has been used for a long time is the connection of 
fixed capacitors or mechanicallY switched capacitor banks. A static VAr compensator 
(SVC) is a static device which controls the flow of reactive power in an electrical 
system. Unlike synchronous condensers, SVCs do not have inertia or any major moving 
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or rotating components. One example is a saturated reactor (SR) compensator. Figure 
1.2 shows the basic circuit and operating characteristic of a saturated reactor 
compensator. The SR compensator is unique in the sense that it does not employ any 
solid state switches or active control. The SR is a self regulating device that responds 
only to changes in its terminal voltage. Compared to other types of SVCs, it has the 
disadvantage of incurring higher losses. However the control system is simple because 
of its inherent ability to vary reactive current with voltage. 
VAr COMPENSATOR 
traditional methods 
synchronous condensers 
fixed/mechanically 
switched capacitor banks 
static VAr compensators 
saturated reactors 
thyristor switched 
capacitors (TSC) 
thyristor controlled 
reactor (TCR) 
combined TSC 
TCR 
all solid-state VAr 
compensator 
Figure 1.1 Different types of VAr compensators 
Figure 1.3 (a) shows the basic circuit for a thyristor controlled reactor (TCR). A TCR is 
a shunt connected device which consists of a fixed reactor of inductance L and a 
bidirectional thyristor (SW). The variable reactive (lagging) current can be produced by 
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controlling the firing angle of the thyristors. Figure 1.3 (c) shows an arrangement where 
the compensator also includes a fixed capacitor. The fixed capacitor in practice is 
usually substituted by a filter network which will generate the reactive power required as 
well as absorbing the dominant harmonics produced by the TCR. 
with shunt (C) and voltage 
slope-correcting reactor 
saturated 
t 
capacitors (Cl) only "Y or reac 
filter 
with slope-correcting 
C capacitors (Cl) 
T ove voltage C1 protection 
capacitive 0 inductive 
current 
(a) (b) 
Figure 1.2 Saturated reactor compensator (a) basic circuit (b) operating 
characteristic 
A basic thyristor switched capacitor (TSC) circuit is shown in Figure 1.3 (b). It has a 
series damping reactor connected to limit the rate of rise of current through the thyristors 
and also to prevent resonance with the system network. A capacitor bank is split up into 
appropriately small steps which will be individually switched in or out resulting 
in a 
stepwise control of reactive power. In a practical compensator, dynamic compensation 
of both capacitive and inductive reactive power is required. This can be 
done by 
combining different types of compensators, for example by combining 
TSC and TCR as 
shown in Figure 1.3 (d). For a given reactive power to be compensated, the required 
number of TSC branches are switched in (with a positive surplus). 
TCR switching is 
then controlled to cancel the surplus capacitive current. 
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T'J 
C 
(b) (c) (d. ) 
Figure 1.3 Basic circuit configuration for (a) TCR (b) TSC (c) fixed 
capacitor with TCR (d) combination of TSC and TCR 
In the different SVCs mentioned earlier, thyristors are used as a control element, to vary 
the reactive power generated by the reactor and capacitor banks. Each component of a 
SVC (reactor, capacitor, thyristor) is subjected to a similar VA rating hence contributing 
significantly to the size and cost of the equipment. Another option to obtain VAr 
generation and control without requiring large banks of reactors and capacitors is by 
using a solid-state compensator. A number of possible approaches have been described 
in [1.5]. Part of this thesis will focus on this type of compensator. In the following 
discussions the term SVC will refer to a solid-state type of VAr compensator. 
1.3 POWER QUALITY AND ACTIVE POWER FILTER 
Power quality can be defined as the relative absence of utility related voltage variations 
particularly the absence of outages, sags, surges and harmonics, as measured at the point 
of services [1.6]. A lot of attention has been given to this issue, mainly because it has 
economic impacts on the utilities, the customers and also the suppliers of load 
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(a) 
equipment. Much development and research has been done in the area of electrical 
power quality as reviewed in reference [ 1.7]. 
One of the most significant power quality problems is harmonic distortion. Harmonics 
are sinusoidal voltages or currents having frequencies that are integer multiples of the 
frequency at which the supply system is designed to operate (fundamental frequency). 
Distorted waveforms can be decomposed into a sum of the fundamental frequency and 
the harmonics. Harmonic distortion originates from the nonlinear characteristics of 
devices and loads on the power system. Power converters, specifically, are responsible 
for a disproportionate amount of the harmonics trouble with power systems today. Arc 
furnaces are another significant source of harmonics. Some of the undesirable effects of 
harmonic distortion on electrical equipment include [1.8] : 
i. heating effects in transformers, capacitors and electrical machines 
ii. failures and disturbances in sensitive electronic equipment 
iii. telephone interference 
iv. performance deterioration in circuit breakers and protection circuits 
v. torque pulsations and vibration in electrical machines 
IEEE Standard 519-1992 [1.9] provides guidelines for harmonic current and voltage 
distortion levels on distribution and transmission circuits. 
When problems occur, the basic corrective measures for controlling 
harmonics are : 
i. locate the source and reduce the harmonic currents in the load 
ii. use filters or power conditioning equipment to absorb the harmonic and 
buffer 
the sensitive load from the disturbances. 
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There are two general types of filters, viz., passive filters and active power filters. 
Passive filters are made of inductors, capacitors and resistors. They are relatively 
inexpensive compared to other means of eliminating harmonic distortion. Passive filters 
are designed to shunt the harmonic currents from the line or to block their flow between 
parts of the system by tuning the elements to resonate at a selected harmonic frequency. 
However passive filters may cause resonance problems if they are not designed 
carefully. 
Active power filters, the subject of the second part of this thesis, have the distinct 
advantage that they do not resonate with the system. They have the ability to control the 
output current according to the harmonic current variation. Active power filters can 
effectively absorb harmonic currents with variable frequencies. They can also be used 
for power factor correction as well as harmonic compensation. 
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CHAPTER 2 
BACKGROUND THEORY AND LITERATURE REVIEW 
2.1 INTRODUCTION 
This chapter will explain the background theory needed to understand the operation and 
analysis of the static VAr (SVC) compensator and active power filter (APF). A brief 
literature review on the development of the SVC and APF is incorporated into this 
chapter. As pointed out in chapter one the ten-n SVC will henceforth be used to refer to 
the solid state type of VAr compensator. 
2.2 BASIC SVC AND APF CONCEPT 
clean supply load 
harmonic distortion 
reactive power 
V 
harmonic and reactive 
power compensator 
(SVC & APF) 
Figure 2.1 Basic function of SVC and APF 
The diagram in Figure 2.1 outlines SVC and APF functions. The compensators will 
maintain a good clean sinusoidal voltage and current waveform on the supply side. Any 
harmonic distortion will be compensated and prevented from affecting other sensitive 
loads connected to the same supply system. Reactive power will be supplied by the SVC 
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whether it is leading or lagging thus improving the power faCtor. By maintaining a unity 
power factor, costs and losses will be reduced or minimised. 
The basic operation concept of a SVC Is similar to a synchronous condenser [2.1]. 
Figure 2.2 shows the basic diagram of a synchronous condenser. With a synchronous 
condenser, the reactive power is controlled by controlli II ing the excitation. When the 
condenser is overexcited, this will increase the magnitude of E above V, causing a 
leading VAr to be drawn from the supply. If the condenser is underexcited, E will 
decrease to a value less than V hence producing a lagging VAr. The phasor diagram for 
both modes of operation (i. e. overexcitation and underexcitation ) are shown in Figure 
2.2 (c) and (d). For simplicity the stator resistance is assumed negligible. However in 
reality, a small amount of real power will flow from the AC supply to the machine due 
to mechanical and electrical losses. 
supply condenser 
VAR 
excitation 
control 
VE 
(a) 
overexcitation 
la A 
v 
jxs 
(c) 
jxs 
A la 
(b) 
underexcitation 
Thi) E 
E 
jxs 
la 
Figure 2.2 Using synchronous condenser as a VAr compensator. (a) asic circuit 
diagram, (b) simple equivalent circuit, (c) phasor diagram for leading 
VAr compensation, and (d) phasor diagram for lagging VAr compensation 
Similarly, using the same concept, the VAr compensation performed by the condenser 
can be achieved with a power electronic inverter. The main requirement is for the 
inverter to have a variable output voltage to produce leading or lagging VArs. This can 
be achieved by controlling the switching (hence modulation depth) of the inverter. 
Figure 2.3 shows the possible setup of such a system. A constant DC supply is 
connected to the three phase inverter with the output connected to the supply system 
through inductors. A control circuit is designed to maintain the appropriate inverter 
output voltage magnitude hence giving the required reactive power compensation. In an 
ideal compensator, no real power will flow from the AC supply, therefore a separate DC 
supply is needed. However such a system can be improved by using a suitable DC 
reservoir capacitor as shown in Figure 2.4. By controlling the inverter switching real 
power flow is used to charge the capacitor to the DC voltage level required. 
supply 
3 phase 
inverter Vdc < separate dc supply 
'A L 
Vs Vi 
Figure 2.3 VAr compensation using 3-phase inverter with separate 
DC supply 
Using a similar configuration, it is possible to design the circuit in an APF system so 
that it can compensate both reactive power and also harmonic distortion. This is 
possible with the circuit shown in Figure 2.4. The system must be configured so that the 
external detection circuitry will specify the harmonics and reactive power needed for 
compensation. Combined with the appropriate feedback control, the necessary switching 
control action for the inverter can be determined so as to perform the required 
compensation. 
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Vdc 
Figure 2.4 Basic diagram for SVC and APF 
2.3 CIRCUIT CONFIGURATIONS 
The circuits for SVC and APF are similar but they differ in terms of control action and 
detection techniques. There are two main types of inverter circuits that can be used: 
i) voltage source inverter (VSI) 
ii) current source inverter (CSI) 
Both circuit types are shown in Figure 2.5. The switches can be controlled using 
pulsewidth modulation (PWM) techniques. In general the voltage source inverter type 
has advantages over the current source inverter. Inductors are placed in series with the 
output, giving an output current which is inherently continuous and of low switching 
content [2.2]. In contrast, the current source inverter draws pulsewidth modulated 
currents. The AC side filter can cause resonance problems if it is not designed carefully 
[2.3,2.4]. The voltage source PWM inverter is higher in efficiency and lower in initial 
cost, compare to the current source PWM inverter [2.5]. 
The majority of SVCs and APFs are implemented using a voltage source inverter [2.6- 
26]. Several compensators employing a current source inverter have been reported in the 
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switching 
detection control feedback 
circuit 
><I 
control 
C 
(a) voltage source VAr compensator 
L 
current source VAr compensator 
Figure 2.5 Different circuit configuration for VAr compensator 
literature [2.26-321. It has been suggested that the selection of the type of inverter circuit 
depends on the application. For high power utility applications, to achieve low 
switching losses and low harmonic distortion, it has been reported that the CSI is more 
suitable than the VSI [2.30]. High power GTO switches are used and switched at low 
frequency. Further improvement by increasing the switching frequency is not possible 
due to device limitations. The VSI is not suitable for switching at low frequency as it 
will generate unacceptable han-nonic components. Both VSI and CSI are considered for 
the proposed compensator in [2.30]. The VSI circuit is used to provide harmonic 
compensation while the CSI circuit handles larger reactive power compensation. In 
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[2.29] a current source type of SVC with pre-determined switching patterns stored in 
EPROM is used to provide slow response reactive power compensation. 
supply 
(b) shunt connection 
Figure 2.6 Mode of connection for compensator circuit 
The inverter circuits can be connected to the electrical system either in a shunt or series 
connection. These two connection modes are shown in Figure 2.6. The use of a series 
connected SVC has been reported in the literature [2.17,2.31,2.33]. The compensator is 
connected to the system through a three phase transforiner which gives a practical 
advantage that the inverter can have a lower voltage rating. A series APF is non-nally 
used in combination with a shunt passive filter. Its function is not to directly compensate 
for the harmonies of the load, but rather to improve the filtering characteristics of the 
shunt passive filters. It acts not as a harmonic compensator but as a han-nonic isolator 
between the supply, system and the load [2.34-36]. A multi-level type of inverter has 
also been tested. The advantages of this type of configuration are : 
i. to further suppress harmonics without increasing the switching frequency [2.7]. 
to reduce the size of reactive components for a given power rating [2.37]. 
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(a) series connection 
2.4 DETECTION METHOD 
In order for a compensator system to function as required, the following fundamental 
questions must first be addressed: 
which components of voltage and/or current are to be sensed and detected 
what procedures and techniques are needed in order to determine the 
compensating waveform. from the detected voltage and/or current. 
The measuring systems must yield high accuracy and rapid detection of harmonic and 
reactive currents. There are two fundamental approaches to the solution of these 
questions, namely, a time domain approach and a frequency domain approach. 
2.4.1 Time Domain Approach 
Correction in the time-domain is based on the principle of maintaining the 
instantaneous voltage or current within a reasonable tolerance of a sine wave. An 
instantaneous error function is computed on-line. This can be done simply by finding 
the difference between actual and reference waveforms or by using a more elaborate 
function such as given by instantaneous reactive power theory (IRPT) [2.38]. This 
theory is explained further in section 2.5. Another technique which evolved around 
the same theory has been suggested by Furuhashi et al. [2.39]. This technique is said 
to give a better physical meaning and contains both the instantaneous reactive 
power as well as the zero-phase component. Luo and Huo [2.40] proposed an 
adaptive closed loop detecting method based on adaptive interference cancelling 
theory. The system is maintained in the best operating state by continuously self- 
studying and self-adjusting. This adaptive technique provides the system with 
operating characteristics which are almost independent of parameter variations. 
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The main advantage of the time domain approach is its fast response to power system 
changes. It is also easy to implement and has little cOmPutatio nal burden compare to 
the frequency domain approach. 
2.4.2 Frequency Domain Approach 
A compensation technique using the frequency domain approach is based on the 
principle of Fourier analysis and periodicity of the distorted voltage or current. The 
error signal from a measured waveform is extracted using a filter circuit. A Fourier 
transform is applied to the error signal. The compensating switching function is then 
constructed by solving a set of non-linear equations to detennine the precise 
switching times and the magnitude of the correcting signal. The nonlinear equations 
are usually linearized about an operating point [2.41-2.421. 
The frequency domain approach depends on the periodic characteristics of the 
distortion. For example, voltage or current distortion produced by adjustable speed 
motor drives tends to be periodic. The highest harmonic to be eliminated can be 
selected beforehand using theoretical limits that are a function of device switching 
frequency. The main disadvantage of the frequency domain approach lies in its high 
computational requirements. 
2.5 INSTANTANEOUS REACTIVE POWER THEORY 
The main requirement for a compensator working in the time domain is the ability to 
calculate instantaneous reactive power. A widely used technique has been developed by 
Akagi et al. [2.38] where the instantaneous power uses the instantaneous value concept 
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for arbitrary voltage and current waveforms, including transient states. The three phase 
voltages and currents are transformed into orthogonal (x-P co-ordinates according to : 
V(X 1 -1/2 -1/2 
Va 
Vb 
Vß 3 
_O 
V-3/2 --.. [3-/2_ 
-vc 
'a 
-1/2 -1/2 
'b 
L- 
iý 
-1 
3 
_O 
V-3-/2 -V-312_[ic 
(2.1) 
(2.2) 
Figure 2.7 shows schematically the instantaneous space vectors. From (1.1) and (1.2), 
the instantaneous real power PL and the instantaneous reactive power qL flowing into 
the load side are expressed by : 
PL] 
::::: 
[ Va V, I lio, I 
qL -Vo va ip 
(2.3) 
The instantaneous real and imaginary powers can each be decomposed into an average 
component and an alternating component. 
PL PL + PL (2.4) 
qL ql, + ýL (2.5) 
pL and - correspond to the conventional active and The average components, qLI 
reactive components. The alternating components, PI, and 
ýL, are caused by load 
unbalance and harmonics. Compensation can 
be done by providing ý,,, q-,, and ý,, 
locally while the average power component, PI, . comes 
from the source. 
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Vßx la Va 
0-' 
Figure 2.7 Instantaneous space vectors 
2.6 CONTROL METHODS 
As mentioned earlier, SVC and APF circuit configurations differ in their control 
technique. The control strategies for each compensator will be explained separately. 
2.6.1 Control Strategy for Solid-state Static VAr Compensator 
The control circuit for a SVC must perform two basic functions : 
i) maintain the capacitor voltage at the required level 
ii) provide the required leading or lagging VAr. 
Moran et al. suggested a phase shift control system in which the modulation index of the 
PWM switching pattern is controlled directly by the VAr calculator [2.10]. The scheme 
allows the use of optimised PWM patterns for harmonic rejection and is suitable for 
slowly varying VAr demand applications. The output from the VAr calculator is 
connected to a voltage control oscillator (VCO) using a PI controller. The gating signal 
synchronism is simplified by the use of the VCO. An alternative topology that requires 
no VAr sensing is proposed in [2.12]. The modulation index is fixed and the capacitor 
voltage is controlled so that the inverter output voltage matches the magnitude of the 
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line voltage. This ensures unity power factor without the need for VAr sensing. 
Capacitor voltage control is achieved through phase-shifting of the inverter voltage with 
respect to the line voltage. This type of load angle control scheme does not allow a fast 
response to be achieved, particularly at high power ratings. The same author proposed a 
current control system which gives a fast response at a constant switching frequency 
[2.15]. The required reactive power compensation is achieved by controlling the 
amplitude and the sign of the inverter current reference waveform. This reference 
current is compared with the generated current. The error signal is then used to provide 
the necessary switching action. 
In a simple PI control method, phase angle is controlled to keep a constant DC voltage 
across the capacitor and the modulation index is controlled to change the output reactive 
power. The interaction between these two loops prevents the PI controller from having a 
quick response. For this reason, aH infinity controller has been proposed to decouple 
the two control loops thus giving faster responses and superior robustness over PI type 
controllers [2.43]. 
2.6.2 Control Strategy for Active Power Filter 
Once the reference waveform has been produced by the detection circuit, a control 
scheme must be designed to generate the switching action for the inverter. There are 
two basic schemes for current control [2.7]. The first is to determine the PWM 
switching sequence by means of comparing the current error signal with a triangular 
earner signal. The switching frequency is equal to the frequency of the triangular 
carrier signal. The second scheme uses hysteresis control. A hysteresis band is 
imposed around the reference current. Whenever the actual current tries to leave the 
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band, the appropriate device is switched on or off, forcing the current to remain 
within the band. Another approach that gives similar quick control is to compare 
directly the reference current with the actual current using discrete delta modulation 
technique [2.47]. The signal is sampled and compared at regular intervals. 
A simpler control technique has been proposed where the reactive current is not 
sensed and calculated directly [2.30]. Separate voltage control is requited to keep the 
DC voltage across the capacitor constant. The distorted load current is sensed and 
filtered to extract the fundamental component with 180 degree phase difference. By 
adding the extracted fundamental component to the load current, the reference 
current waveforin required to compensate harmonic distortion is obtained. 
A current control technique using a vector control approach is proposed in [2.24]. 
The current reference signals are obtained using instantaneous reactive power theory. 
The switching region is divided into six sub regions. A different switching mode is 
assigned to each region. By applying certain equations, the region where the current 
vector error is located can be identified to give the required switching signals. 
predictive current control technique has also been proposed to improve control 
perfon-nance [2.25]. The method requires considerable calculation hence a digital 
signal processor (DSP) is used. ' However there is a possibility of error due to the 
sampling time delay. A method to compensate this error is proposed in the paper. 
Active power filter control based on the sliding mode control strategy has also been 
proposed [2.44-46]. This will be examined in Chapter 6 in detail. 
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CHAPTER 3 
SYSTEM DESIGN 
3.1 INTRODUCTION 
This chapter describes the hardware and software involved in the design, building and 
operation of the SVC and APF system. The system design can be broadly divided into 
four main categories : 
1. power circuit design 
PWM switching strategies 
iii. modelling techniques 
iv. hardware and control software requirements 
Careful selection of modulation strategies ensures that the circuit operates at optimum 
efficiency. To aid the design process and understanding of circuit performance and 
behaviour, the circuit is first simulated using two different software packages. The 
approach used to determine the circuit model is also explained in this chapter. Finally, at 
the end of this chapter the hardware used to implement the system is described together 
with the necessary control software. 
3.2 POWER CIRCUIT DESIGN 
The SVC is implethented using a PWM controlled shunt connected voltage source 
inverter (VSI). The circuit is as shown in Figure 3.1. The AC terminals of the inverter 
are connected to the AC mains through a synchronous link which also serves as a first 
order low-pass filter. The DC side of the PWM VSJ is connected to a DC capacitor 
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which carries the input ripple current of the inverter and is the main reactive storage 
element. 
ldc 
Vdc 
Figure 3.1 SVC with PWM controlled voltage source inverter 
The three phase VSI comprises three legs, one for each phase. Each leg consists of two 
switches with free-wheeling diodes connected in anti-parallel. The two switches in each 
leg are switched in such a way that when one of them is in its off state, the other switch 
is on. Therefore the switches are never off (or on) simultaneously. However in practice, 
a period of underlap must be provided where both switches are kept off. This is due to 
the finite turn-off and turn-on times associated with any type of switch. When a switch 
is turned off, the turn on of the other switch in the same leg is delayed by a time which 
is conservatively chosen to avoid shoot-through or cross-conduction through the leg. 
3.2.1 Switching Arrangement 
Each leg of a VSI can be used in 3 possible states (i. e. 01,10 and 00 - for the case of 
underlap), hence the inverter has 27 possible states. Only the 8 states that do not involve 
under-lap are useful for controlling the phase voltages. During the 19 transitional states 
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one or more of the phase voltages depend on which free-wheel diode conducts. The 8 
useful states are shown in Table 11. Only during these states are the current paths 
independent of the phase current polarities. 
State Sci Sb1 
Switching status 
Sal Sc2 Sb2 Sa2 Idc 
0 off off off on on on 0 
1 off off on on on off la 
2 off on off on off on Ib 
3 off on on on off off -Ic 
4 on off off off on on Ic 
5 on off on off on off -Ib 
6 on on off off off on -1a 
j 
7 on on on off off off 0 i 
Table 3.1 Switching states for VSI 
Figures 3.2 parts (a) to (h) show in detail the current flow for each state. When the 
switch is defined as 'P, this means that upper switch is 'on' and 'off for the lower 
switch. The opposite is true in the case of '-I'. 
3.2.2 Switching Device 
The inverter is constructed using three half bridge IGBT (insulated gate bipolar 
transistor) modules BSM50GB12ODN2 manufactured by Siemens. The maximum rating 
for continuous collector current, ICE is 50 A and 1200 V for the collector-emitter 
voltage, VCE [3-1]. 
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Va 
Sal Sbl Scl 
La Ra la 
Lb Rb lb 
c 
I nzqmm Lc Rc Ic 
Sa2 Sb2 Sc2 
------------- 
Sal Sbl Scl 19 ýI 
Va La Ra 
Vb Lb Rb IbD 
Vc Lc Rc Ic 
Sa2 Sb2 S2 n Cýfl 
ldc 
C 
Saý S bý sci Idc 
Va La Ra la 
& 
Vb Lb Rb lb c 
Vc Lc Rc Ic 
saýI Sbý Sc 
Sal Sbl Scl Idc 
Va La Ra la 
Va La Ra ýb c 
Va La Ra Ic 
Sa2 Sb2-i Sc2 
Figure 3.2(a) State 0 
Sa Sb Sc 
ldc -= 
Figure 3.2(b) State 4 
Sa Sb I Sc 
-1 -1 T-- iI 
ldc =- Ic 
Figure 3.2(c) State 2 
Sa Sb Sc 
ldc -= lb 
Figure 3.2(d) State 6 
Sa Sb Sc 
Idc =- -la 
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Sal Sbl Sci Idc Li 
Va La Ra la 
1 
VD Lb 
c 
Vc Lc Rc 
Sa2 Sbgý sc 
Sal Sbl Scl Idc 
Va La Ra la 
Vb L Ib 
Vc Lc Rc 
Sa2 Sb2j scý 
Sal Sbl S1 Idc ý 1-1 il 
1ý1 
Cil 
Va La Ra la 
Vb Lb Rb Ib 
c 
Vc Lc RG Ic 
Sa2 Sb2 Sc 
-------------- 
c 
Ic 
Sa2 Sb2 Sc2 
----------------- -- 
Figure 3.2(e) State I 
Sa Sb F--Sc 
1 -1- r-_ 11 
Idc -= la 
Figure 3.2(f) State 5 
Sa Sb Sc 
1 -1 11 
ldc =- -lb 
Figure 3.2(g) State 3 
Sa Sb Sc 
ldc =- -Ic 
Figure 3.2(h) State 7 
Sa Sb Sc 
ldc =- 
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The IGBT has been developed in order to combine the qualities of MOSFET (metal 
oxide semiconductor field effect transistor) and BJT (bipolar junction transistor) 
devices. For this reason the device is suitable for medium power applications which 
require a fast switching speed. However the device has one undesirable characteristic at 
switch off as shown in Figure 3.3. 
90% Ic 
Ic 
10% Ic 
VGE 
---------- td(off) 
time 
tf 
VGE gate voltage 
IC collector current 
td(off) turn-off delay time 
tf fall time 
MOSFET 
current 
BJT 
current 
Figure 3.3 Tum-off characteristic for IGBT 
The diagram shows the tum-off voltage and current waveforms for the IGBT. Two 
distinct time intervals can be observed in the current waveform. The initial time 
intervals td and tf are governed by the MOSFET portion of the IGBT. The tailing of the 
collector current during the following interval is due to the stored charge in the n- drift 
region of the IGBT. Since the MOSFET section is off and there is no reverse voltage 
applied to the IGBT terminals that could generate a negative collector current, there is 
no possibility for removing the stored charge by sweeping-out carriers. The only way 
that the excess carriers can be removed is by recombination within the IGBT, which 
takes a considerable time thus causing the current tailing problem. The set underlap time 
period must take this into account in addition to td and tf - The underlap time Is set to 
1.5 
ýts. 
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3.2.3 AC Link Inductor 
The inductor is designed on the basis of the peak-to-peak ripple current. The maximum 
peak-to-peak ripple, Ippmax is set at 8% of the peak line current (40 A). The value of the 
inductor can then be found using the formula [3.21 : 
Vdc 
6f, Ippmax 
where Vdc - DC voltage across the capacitor 
f, - switching frequency 
The valueOf Vdcmust be at least twice the value of V, (supply voltage). This is set at 
600 V with a constant switching frequency of 5 kHz. Hence from (3.1) : 
600 
6x5X 103 x 0.08 x40 (3.2) 
= 6.2 5 mH 
The inductor is designed using the procedures described in [3.3]. The procedures 
outlined in the literature give a good estimate in finding the size and effective volume of 
inductor core. Once the core size has been determined, the required number of turns and 
air gap can then be calculated. The air gap Is required to prevent saturation since 50 Flz 
and higher frequency components must be transmitted. The designed inductor has the 
following parameters (at 100 Hz) : 
L=6.45 mH, R=I. IQ 
3.2.3 DC Link Capacitor 
The capacitor is used to maintain a constant DC voltage with a small ripple. This is 
achieved using two 375 V 2200 ý& electrolytic capacitors connected in series. The value 
of C obtained is based on the following equation: 
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c (t) dt 
AV (3.3) 
where ic(t) is the instantaneous current flowing through the DC capacitor and AV is the 
voltage fluctuation of the DC bus. The ripple voltage across the capacitor is an issue for 
two reasons. Firstly, the controllable switches must support the peak capacitor voltage 
and secondly, if the capacitor voltage drops below the peak of the supply voltage, then 
the compensator will lose its ability to force the line current to follow the intended 
shape. A voltage sharing resistor is connected across each capacitor to balance the 
voltages and also to provide a discharge path for stored energy in the capacitors at power 
down. The capacitor must be capable of operating with the ripple current produced by 
the ripple voltage. This ripple current produces heating. 
3.3 MODULATION TECHNIQUES 
The power circuit is switched using a PWM technique. In power electronics, various 
types of PWM techniques are widely employed to control the output voltage of power 
converters because they can provide voltage and current waveshaping custornised to the 
specific needs of the application under consideration. The simplest type of carrier PWM 
is simisoidal PWM (SPWM) which is based on the principle of comparing a triangular 
carrier signal with a sinusoidal reference waveforin. Figure 3.3 (a) shows natural 
ined by the intersection of the sampling SPWM in which the switching points are determi 
triangular carrier waveform, f, and the reference modulation waveform, f,. The output 
voltage is varied by controlling the modulation index, m, defined as : 
I 
m 
Vref 
Vcarrier 
(3.4) 
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where V^ carrier is the amplitude of the triangular carrier waveform (usually fixed) and ýrej* 
is the amplitude of the sinusoidal reference waveform. 
sinuoidal reference 
wavef o rm, f, 
PWM 
pattern 
(a) natural sampling 
triangular carrier 
waveform, f, 
(b) regular sampling, asymmetrical modulation 
Figure 3.4 Sinusoidal pulse-width-modulation (SPWM) 
in digital PWM using microprocessors or digital signal processors, natural sampling is 
not possible due to processing time delays. A more practical approach is to use a 
stepped representation of the waveform as shown in Figure 3.3 (b). The modulating 
waveform. is sampled regularly at the top and bottom peak of the carrier waveform. By 
34 
II 
II 
doing so, the waveform intersects the triangular carrier waveform nonequidistant about 
the carrier peak, hence the name asymmetrical modulation. 
Although the implementation of sinusoidal PWM is relatively simple, it has a drawback. 
With reference to Figure 3.1, consider the case where each phase is pulse-width 
modulated at terminals U, V and W by the modulating functions: 
[m sin«ot) + l] (3.5a) 2 
m sin(o)t - 
27r 
+ (3.5b) 2[3 
1 21 
2 
[m 
sin((ot +3r)+ (3.5c) 
where m is the modulation index that can vary from 0 to a maximum of 1. When the DC 
voltage is E, the demodulated line-to-line voltage will be : 
Vuv mE sin(o)t + 
Ir (3.6a) 
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VVW 
13 
mE sin(O)t + 
7r 
-2 
ir (3.6b) 
263 
Vwu mE sin(o)t + 
Ir + 
21r (3.6c) 
263 
From (3.5), the ratio of the fundamental component of the maximum A. C line voltage to 
the D. C bus voltage is limited to NF3/2, viz., 0.866. 
it is possible to increase the ratio by adding 1/6 of the third harmonic component into 
the smusoidal modulating waveform [3.6]. This enables a 15.5 % increase in gain over 
conventional sinusoidal PWM. In a three wire system with a balanced load, the third 
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harmonic components will be eliminated from the line waveform. The modulating 
waveform is described by : 
U -3 m[sin(o)t) +6 sin 3o)t +2 (3.7a) 
V=m sin o)t + 
21r 
+I sin 3o)t +I (3.7b) V-3 
[36 )l 
2 
m sin (ot - 
21r 
+I sin3o)t +I (3.7c) 
[3612 
This will give a resultant line voltage of : 
Vuv = mE sin(o)t + 
7r ) (3.8) 
6 
This proves that the maximum output line voltage obtainable is increased by a factor of 
15.5%, i. e. it is possible to have 100% controllability of output voltage as compare to 
86.6% for conventional sinusoidal PWM. Different other techniques have also been 
suggested to overcome the limitation of sinusoidal PWM [3.7]. Triplen harmonics can 
also be injected to give a flat-topped modulating waveform [3.8]. In this thesis, a 
modified discontinuous switching waveform will be used in the implementation of the 
SVC and APF system. This technique, which is known as deadband PWM, yields better 
performance than other counter-parts, e. g. conventional sinusoidal PWM [3.9]. 
In this technique, one leg of the inverter is clamped in a01 or 10 state for a certain 
Ih no switching period of time in each cycle, hence resulting in a deadband region in whic 
of the leg will occur. In a three phase circuit, keeping one leg of the inverter inactive 
will not result in loss of controllability since the remaining two legs are used for control 
purposes, but the effective switching frequency is reduced. Different waveforms can be 
used to satisfy this condition. Clamping for one third of each cycle (1/6 of the period for 
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both the upper and lower leg switches) is the optimal quantity for each phase voltage. If 
all of the phases are clamped for more than 1/3 of a cycle, then two or more phases 
would be clamped simultaneously, producing distorted line currents. 
This modulating waveform is shown in Figure 3.5. The waveform over the first quarter 
cycle can be described by the following function [3.10]: 
Va 
2Msin(wt + 30') -I 
I 
00<- wt :ý 600 
600<- wt ! ý- 900 
(3.9) 
The only harmonics are odd-triplens which will be eliminated in a balanced 3 phase 
system. A further improvement to this technique is proposed to maximise switching loss 
reduction by linking the deadband regions of the discontinuous modulating waveforms 
about the peaks of the associated phase leg currents [3-11]. Figure 3.5 illustrates 
different modulating waveforms for deadband pwm for the case of a lagging power 
factor. For power factors between 0.866 to -0.866, the deadband coincides with the 
peaks of the line currents as shown in Figure 3.5(a) (for unity power factor) and Figure 
3.5(b) (for 0.9 lagging power factor). For operation between 0.866 to 0 and 0 to -0.866, 
the clamping function occurs on the phase leg carrying the second highest line current as 
shown in Figure 3.5(c) (0 lagging power factor) and Figure 3.5(d) (0.6 
lagging power 
factor). 
The algorithm for deadband pwm can be explained using the truth table in 
Table 3.2. 
Sal .. Sc2 correspond to the switch arrangement 
shown in Figure 3.1. Table 3.2 shows 
the switch that will be clamped on for a particular interval. 
As an example, if 
Va>Vc>Vb and jlcj>jIaj>jIbj (Va, Vb, Vc - phase voltages and la, 1b, 
Ic - line currents), 
then the switching arrangement will be as follows: 
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Sal 
Sbl (Va - Vb) 
Sc I (Va - Vc) 
Sa2 : -1 
Sb2: -1 + (Va - Vb) 
Sc2: -1 + (Va - Vc) 
1 
0 
(a) Deadband at unity p. f 
1 
wt 0 wt 
(b) Deadband at 0.9 lagging pf 
1 
0 wt 0 wt 
(c) Deadband at 0 lagging p. f (d) Deadband at 0.6 lagging p. f 
Figure 3.5 Modulation waveform variation for deadband PWM 
at different power factor (p. f) 
With one leg clamped, the other two must be controlled to maintain sinusoidal line 
voltages. Using this approach the system performance will be improved in the following 
ways :- 
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increased overall transfer ratio of the power converter by 15.5% 
reduced effective switching frequency which minimises the switching losses 
and resulting stresses 
iii. reduced size of the DC side reactive component whether voltage or current 
controlled 
The experimental results will be presented and explained in the next chapter. It is 
possible to apply 120' deadbanding, however switch losses will not be evenly 
distributed between all six inverter switches. 
current status 
(2) (3) (4) (5) (6) 
v (a) Sal Sal Sal Sc2 Sc2 Sc2 
0 
1 (b) Sal Sal Sb2 Sb2 Sal Sb2 t 
a 
9 (c) SbI Sc2 Sbl Sbl Sc2 Sc2 
e 
(d) Sb2 Sa2 Sbl Sbl Sa2 Sbl 
s 
t 
a (e) Sb2 SCI Sb2 Sb2 SCI SCI 
t 
u 
s Sa2 Sa2 Sa2 SCI SCI SCI 
Table 3.2. Clamping function for different voltages and currents 
tus staý current ý condition 
- (1) llal>llbl>lcl 
llal>llcl>llbl 
(3) llbl>llal>llcl 
(4) llbl>llcl>llal 
(5) llcl>llal>llbl 
(6) llcl>llbl lial 
voltage status F- condition 
(a) Va>Vb>Vc 
(b) Va>Vc>Vb 
(C) Vb>Va>Vc 
(d) Vb>Vc>Va 
(e) Vc>Va>Vb 
Vc>Vb>Va 
Table 3.3 Current and voltage conditions for different switching status 
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3.4 MODELLING TECHNIQUES 
In order to study the controllability and performance of the SVC and APF system, 
various simulation packages can be used. In general there are two types of simulator that 
can be used namely, circuit-oriented simulators and equation solvers. Both types are 
used in this work to simulate different circuit types and operating conditions. A model 
must first be developed so that its dynamic behaviour can be studied i. e. the 
consequence of errors, disturbances, uncertainties, noise and circuit'variations which 
cause circuit operation to deviate from normal operating conditions. 
With a circuit-oriented simulator, a model has been developed to study the open loop 
response of the system using PSpice [3.12] which incorporates a program written in C. 
PSpice is a commercial version of SPICE (Simulation Program with Integrated Circuit 
Emphasis) running on a personal computer. Using this software package, the simulator 
will internally generate and solve the circuit equations from the supplied circuit 
topology and component values given. Theoretically, the package can also be used to 
study the closed loop system operation, but this tends to be more complicated. Such a 
simulation will take hours and is subject to convergence problems. 
An alternative method to study closed loop performance is to use MATLAB with its 
graphical user interface, SIMULINK [3.13]. MATLAB is an integrated technical 
computing environment that combines numeric computation, advanced graphics and a 
high level programming language. In Simulink a model is defined using block diagrams. 
The model can be analysed by choosing options in Simulink menus or by entering 
commands in the Matlab command window. One useful feature is that it is possible to 
include a user defined function (S-function) written in Matlab language. 
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3.4.1 Solution Techniques for System Modelling 
For power electronic circuits, one method to study dynamic characteristics is by 
applying a linearisation technique. The technique yields a linear model that 
approximately describes small deviations or perturbations from nominal operating 
conditions. For example in a static VAr compensator, applying a d-q transformation and 
the linearization technique, the equations for the model around the operating point can 
be described by : 
vd -ed Rid +L 
did 
- (ooLiq - Liq 
dA8 
dt dt 
vq -eq Riq +L 
di 
+ (ooLid + Lid 
dA8 
dt dt 
and the steady state equations are : 
vdo - edo = Rido +L 
dido 
- ü)oLiq, dt 
Vqo - eq, = Riqo +L 
ýLIqo 
+ cooLido 
dt 
e do ":::: m 17dc 0 
where : 
edo - inverter output voltage 
A8 - change in phase shift angle 
The switch averaging technique can also be applied to find the dynamic model of a 
system. This technique can be applied when the average values of voltages and currents 
are of concern rather than their instantaneous values. 
However the method just mentioned is not suitable for the work done in this thesis. One 
of the aims of this study is to compare the use of deadband PWM and sinusoidal PWM. 
it is therefore necessary to observe the instantaneous values. With linearisation or circuit 
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averaging techniques it is difficult to see the effect of using different types of PWM. As 
shown in equations (3.10) and (3.11), in the model found, it is only necessary to control 
the modulation index and phase angle without the need of giving switching signals. 
Hence it is not possible to test the model with different types of PWM- A model needs 
to be developed which includes nonlinearities and at the same time reduce the 
complexities of the model and enables short simulation times. One solution is to use a 
state space approach. This will be described further in section 3.4.3. 
3.4.2 Circuit Model in PSpice 
PSpice analysis requires that all nodes in the circuit be numbered or given alphabetic 
designation. The input file to model the circuit (Figure 3.1) with sinusoidal PWM is 
given in Appendix A. 1. The power inverter circuit is modelled using ideal voltage 
switches and the built-in diode model. The PWM signals are implemented by using 
voltage controlled voltage sources which behave as comparators. Appendix A. 2 shows 
another PSpice model which incorporates triplen harmonic (flat top) PWM. 
In these two models the simulation parameters must be carefully defined to ensure 
convergence. This problem is mainly caused by the PWM circuits which are included in 
the model. Depending on the switching frequency, a significant amount of simulation 
time is required to generate the PWM signals hence increasing the overall simulation 
time. To minimise convergence problems and to reduce simulation times, an alternative 
method is used which generates the PWM switching signals outside the PSpice model. 
This can be implemented using aC program. 
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I'Spice has a function JNC which can be used to include an external file in PSpice 
format. This file consists of the switching signals generated by the C program in a 
piecewise-linear source (PWL) form. The listing of the program file is included in 
Appendix B. As a comparison both the model with sinusoidal PWM in PSpice and 
combination of C and PSpice have been simulated and the results are as shown in Table 
3.4. The combined use of PSpice and C gives a circuit model which reduces the 
simulation time by 83 %. The simulation times for six cycles are with a Pentium 90 
MHz PC with 24 MByte of RAM. 
imulation time for 6 cycles 
PSpice only 1088 s 
Combination of PSpice and C 11 178s 
Table 3.4 Simulation times for the different circuit models 
3.4.3 Circuit Model in MATLAB 
In section 3.2.1, eight switching states that do not involve underlap have been identified 
by which it is possible to control the phase voltages. From these eight switching states, 
state space equations can be derived using basic circuit laws. For example, consider the 
case of State 2 (-1 1 -1). The circuit is redrawn as shown in Figure 3.6. The 
following 
assumptions are made to simplify the analysis : 
Initial direction of line currents is +ve i. e. from left to right (once the 
equation is solved, the sign will give the correct direction); 
Ideal switches and capacitor (no ESR) are used; 
Under-lap cases are not considered; 
* Inductors are linear (no saturation). 
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Va L Ra la 
Vb L Rb lb 
Vc L Rc Ic 
C 
Figure 3.6 Simplified circuit for switching state 2 (-1 1- 1) 
Applying Kirchoff s voltage and current law: 
L 
dIb 
= Vb - Vdc - Vc -IbRb +IcRc +L 
dIc 
dt dt 
3L 
d1c 
=2 Vc - Va - Vb - IbRa - JcRa + IbR - 21cRc dt b 
'a = -I b- 
Ic 
dVdc Ib 
dt C 
AL 
Vdc 
(3.12) 
(3.13) 
(3.14) 
(3.15) 
Now, these equations can be re-arranged to obtain the state space representation of the 
model for State 2, which is: 
i= Ax + Bu 
-Ra - 2Rb -Ra + Rc 2121 
Ib 3L 3L 3L Ib 3L 3L 3L V, 
P Ic -Ra 
+ Rb -Ra - 2Rc I Ic +I-12 Vb 
(3.16) 
3L 3L 3L 3L 3L 3L 
v100v L dc J00L 
Vdc 0L c- 
c 
CX 
la -1 -1 0- Ib 
Ib 100 
Ic 
Ic 010L 
vdc 
Vdc 
J L- 
001-. 
1 
(3.17) 
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Using the same approach, the state space representation for the other 7 states can be 
found. A program can then be written in MATLAB to model the inverter using the 
derived equations. This program is shown in Appendix C. 1. Figure 3.7 show how the 
model is represented in Simulink. 
2*pi*5q-011 / 
wt 10 
.9 
F---I L-00. --P- Ia 
Modulation L--* --110- 1b Mux pwm activfi3 Dem ux. Ic 
-pi/1 8 pwm gen. 3 phase 
Phase angle Mux 
inverter L-J---*, Vdc 
Dernux 
Carrier 
wave 
Clock 
pwm S-function to implement the PWM control action 
activfi3 S-function to model 3-phase inverter 
Figure 3.7 Basic model representation for the SVC and APF 
To validate the derived model, the simulation results are compared with PSpice 
simulations. This can be done by comparing the waveforms for the DC voltage and line 
current as shown in Figure 3.8 and Figure 3.9 respectively, for an open loop test. Both 
results are similar although initially the magnitude differs (for t< 30ms) during which 
the circuit has not reached steady state. The simulation packages use different 
approaches to simulate the circuit thus setting up different initial conditions. To observe 
how the models behave when there is a sudden change in a circuit control variable, a 
step change in modulation index is set at t= 100ms. Looking at both simulation results 
and assuming the PSpice simulations are correct (later verified experimentally), it may 
be concluded that the MATLAB model is valid and will give the correct results when 
used for closed loop analysis. Better results can be obtained if the same intial conditions 
are used in both simulation techniques. 
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1. OKV 
0.8KV 
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.................................................. j......................................................... OAKV 
0.2KV . ......... 
ov i 
Os 
Vdc 
..................... ............................ ............................ 
1 ooms 
Time 
0 
0 
150ms 200ms 
(a) PSpice simulation results 
voltage (V) 
1000 
800 
600 
400 
200 
0.05 0.1 0.15 
time (s) 
(b) MATLAB simulation results 
Figure 3.8 DC voltage across the capacitor with 
m=0.9: 0<t<I ooms 
m=0.7: 100ms <t< 200ms 
50ms 
---------------- r --------------- -------------- ------------ 
---------------- -------------- --------------- --------------- 
--------------- -- ---------------4-------------------------------- 
-------------------------------------------------------------- 
0.2 
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40A 
20A 
OA 
-20A 
-40A 
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......... 
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(a) PSpice simulation results 
current (A) 
An A+U 
20 
0 
-20 
-40 L 0 
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------------------------------- 
0.05 0.1 0.15 0.2 
time (s) 
(b) MATLAB simulation results 
Figure 3.9 Line current waveform with 
M=0.9: 0<t<I Ooms 
m=0.7: 1 OOms <t< 200ms 
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3.5 HARDWARE AND SOFTWARE IMPLEMENTATIONS 
In this section a brief explanation is given on the implementation of the hardware and 
software involved in designing and building the SVC and APF system. In general the 
following basic requirements must be met: 
* ability to sample and store analogue signals at fast speed 
9 have the processing power to analyse the data and detect the harmonic 
and reactive power 
* ability to implement a high performance control system 
e provide PWM switching signals to the inverter circuit 
These requirements can be implemented either with analogue, digital or a 
combination of both technologies. An analogue system will provide a continuous 
process and high measured resolution although it suffers from component aging 
and temperature drift. It requires hard-wired solutions which make circuit 
modifications or upgrades difficult. With a digital system, analogue data is 
sampled at discrete time intervals thus limiting the system. The accuracy of the 
signal is limited by the resolution of the analogue to digital converter (ADC) being 
used. However with a digital system, it is not affected by component aging or 
temperature drift and can provide stable performance. The system is 
programmable and thus easier to upgrade and change the initial design. The 
complex process of determining the active/reactive power and generating the 
control and switching signals is easier to implement in a digital system. A digital 
approach has been used to meet these requirements. This approach involves the 
use of a digital signal processor (DSP) and a field programmable gate array 
(FPGA). 
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3.5.1 General Overview 
Figure 3.10 shows a general system overview for the SVC and APF. The digital signal 
processor (DSP) is used to process and calculate the reactive power and harmonics that 
need to be compensated as well as performing the necessary control action in real time. 
Using the algorithm suggested in the previous chapter, the modulating waveforin is 
calculated and passed to the field programmable gate array (FPGA) which implements 
the gating logic. A state machine is designed in the FPGA for DSP interfacing and 
synchronising the control algorithm. An interrupt signal is sent to DSP when new data is 
available. 
ldc 
gating signals generator 
and 
state machine IN 
corn pensator 
phase voltages and 
and currents controller 
DSP board 
Vdc 
Xilinx 
FPGA board 
Vdc 
Figure 3.10 General system overview 
The system is implemented using a fast, floating point Motorola DSP96000 operating at 
a clock frequency of 40 MHz 
[3.14-3.15]. It uses dual port architecture (two 
independent data and address buses) which allows 32-bit floating point operations to 
be 
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"rIr1 ý" 
PWM switching signals 
carried out. It has the capability to access two physical memories simultaneously and 
perforin both floating point addition/subtraction and multiplication processes in one 
instruction. There are two forms of hardware interrupts available, fast and slow 
interrupts. When the fast interrupt is activated, it will insert two instructions into the 
pipeline without flushing the pipeline and without incurring any overheads such as 
status or program counter saving. This allows a very,, fast and efficient response to a 
peripheral interrupt request. The DSP program is downloaded via a supervisor board 
through the on-chip emulation (ONCE TM ) port using the Application Development 
System (ADS) supplied by Motorola. The board is controlled via a PC which is also 
used to write and download the program. The DSP program is written using assembly 
language code which is then compiled using the assembler and linker programs 
provided with the development system. 
The FPGA used is a XILINX XC4003-5PC84 which is capable of operating at 40MHz. 
Using the same clock signal as the main processor enables both the DSP and FPGA 
board to operate synchronously. FPGA devices are made up of combinatorial logic 
block functions, input/output blocks and programmable interconnections. The design 
file is created schematically using Active-CAD which is provided in the Xilinx 
Foundation Series. The design file is then translated to a configuration file using the 
Xilinx Design Manager before it can be implemented in a Xilinx device. This 
configuration file can be stored in an EEPROM (electrical erasable programmable read 
only memory) which is then downloaded into the Xilinx device at power up. 
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CHAPTER 4 
STATIC VAR COMPENSATOR WITH DEADBAND PWM 
4.1 INTRODUCTION 
This chapter investigates the operation and performance of a static VAr compensator 
(SVC) with deadband PWM. As discussed in the previous chapter, this PWM technique 
enables higher modulation indices to be achieved hence facilitating a smaller size of 
reactive component on the DC side. The deadbanding concept reduces the effective 
switching frequency thus minimising the switching losses and resulting device stresses. 
At the end of this chapter the effectiveness of the proposed design will be studied using 
simulation and experimental results. Detailed explanation will also be given on the 
design implementation of the Xilinx FPGA and Motorola DSP960002 programming. 
PWM signals 
(to gate drive) 
* 0000. 
MOTOROLA 
DSP96000 
XILINX 
XC4003-5 & 
Data Acquisition 
Board 
Figure 4.1 Control stages 
E >@ 
< :: 10 
Analogue data 
4.2 OVERVIEW OF DATA FLOW IN XILINX FPGA AND DSP 
Figure 4.1 shows the functional block diagram of the Xilinx and DSP based SVC 
system. These different blocks are described below: 
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a 
0 
The PC is used to compile and download the DSP program via the supervisory 
board. During the development of the DSP program, simulation is used to check 
the output data. The contents of various registers can also be accessed during 
program debugging. When the final program is executed, the DSP operates 
independently. 
The analogue signals are obtained using LEM voltage and current transducers. 
These transducers employs Hall effect technology to obtain high bandwidth 
measurements of instantaneous voltage and current waveforms. 
Sampled analogue data is transfer-red from the sensor board to the data 
acquisition system board which has 8 input channels. The analogue data is then 
converted to its digital value using a 12 bit analogue to digital converter (ADC) 
AD7572 which has a3p conversion time. 
Once all the analogue signals have been converted, the digital data is then 
transferred to the DSP. An appropriate scaling factor is introduced to obtain a 
real value for bipolar operation. Using instantaneous reactive power theory (as 
explained in Chapter 2) the reactive power value can be calculated. The value of 
m (modulation index) and 0 (phase shift angle) is then determined from 
equations (3.10) and (3.11) to: 
i) maintain a constant DC voltage across the capacitor 
ii) provide the required VAr compensation 
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0 From the information obtained earlier, the DSP will decide the modulating 
waveforms that will be transferred back to the Xilinx block. To generate the 
waveform, the DSP program ut'llsed the full cycle sIne and cosine look-up tables 
which are available in the on-chip ROM of the DSP. 
@ The 3 phase modulating waveforms (each 10 bits) are transferred to the Xilinx 
FPGA in order to generate the required PWM signals. The PWM signals are 
obtained by comparing the modulating waveforms with a triangular waveform. A 
digital circuit then inserts the underlap time in order to prevent shoot through 
conduction in the power inverter circuit. 
0 The gating signals are transferred to the gate drive circuits via optocouplers. The 
gate drive circuits provide isolation and ensure that the correct drive voltage is 
provided to turn the power switches on or off. 
4.3 DESIGN FOR THE XILINX FPGA 
The FPGA device must perform the two main functions below as specIfied In the 
previous section. 
i) state machine to control data acquisition and flow of data processed 
PWM signals generation 
4.3.1 State Machine Design 
As described in the previous sections, the data flow is processed in different stages. This 
sequence must be maintained in order to prevent any software and hardware conflict or 
loss of data. Different hardware and software control routines can be synchronised by 
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Symbol I Function 
A, B, C, DI designation letter for decoder circuits 
BUSY I A/D is busy (active low) 
AO, A 1, A2 I address counter for RAM 
DCO, DC 1, DC2, delay counter to ensure time constraint is met. The counter run 
DC3 continously 
DSPRD I signal from the DSP to inform that it is ready for new signal 
PWMSYNCH command signal to ensure that data is sampled for a period of 5 1 
[ts (acquisition time) before carrier waveform reaches its peak 
T3 TI% I signal sent to A/D to activate start of data conversion 
RD[WR signal to inform whether to read (RD - active high) or write (WR I- 
active low) data from/to RAM 
INCA I increase address counter 
DCLR I reset delay counter 
S/H I sample (active low) and hold (active high) signal 
IRQA I interrupt request signal to DSP (active low) 
Table 4.2 Different function for symbols used in the state table. 
S2 S2 
S1 
IS4 
begin data conversion 
S1 
S9 
send interrupt signal 
DSP takes over 
200 ýts for f, = 5kHz 
Figure 4.2 Timing diagram for state assignments 
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State Description 
S1 Idle state. Reset delay counter. Wait for DSPRD and PWMSYNCH signal 
before begin sampling 
S2 Begin analogue data sampling. Set S/H - low. Activate delay counter. 
Move to the next state after 5 [ts 
S3 Hold data. Set S/H - high. Move to the next state after 1.5 [is 
S4 Begin A/D data conversion. Set RD - low. 
S5 Ensure A/D has enough time to start conversion. Set RD - low. 
S6 Set RD - low. Wait until conversion process has finished. When BUSY 
signal is high, move to the next state 
S7 Transfer digital data to RAM. Set RD/WR - low. 
S8 Reset delay counter. Increase address counter. If less than 8 (111), move 
to S 10 to begin another conversion process. If counter is 8 (111) move to 
S9 to initiate data process in the DSP 
S9 Send IRQA (active low) signal to the DSP. Move back to SI- 
Slo Set enough time (700 ns) to acquire new signal before commencing 
another data conversion 
Table 4.3 Brief description for different state as defined in the state table 
modulating 
waveform 
FLJI 
underlap to gate 
time drive 
comparator LFU L 
carrier 
waveform 
Figure 4.3 Flow diagram for PWM signals generation 
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sending interrupt and control signals to and from the DSP. These control signals are 
monitored and generated by a state machine configured within the Xilinx FPGA. 
One technique to implement the desired control sequence is by using combinations of D 
type flip-flops and decoder circuits [4.1 ]. The input and output functions can be 
obtained directly from the state table without the need, of an excitation table. The state 
table consists of lists of present states and inputs and their corresponding next states and 
outputs as shown in Table 4.1. Symbol definitions are given in Table 4.2. Table 4.3 
gives a brief description of the ten different states used in the control sequence. The 
PWM system is designed to operate at a switching frequency of 5 kHz. In Figure 4.2, the 
timing diagram shows the position of these different states within one cycle of the 
carrier waveform. 
4.3.2 PWM Signals Generation 
Once the three phase modulating waveform has been determined by the DSP program, 
the waveform will be transferred to the Xilinx device one phase at a time. Each is 
compared with a common triangular waveform to produce gating signals for all six 
switches in the three phase inverter. The triangular waveform is designed using an up- 
down counter. The same clocking signal (40 MHz) is used for both the DSP and Xilinx 
board. The carrier frequency, f, is defined by the following equation: 
fc 
- 
fclk 
(4.1) 
2n+l 
wheref, lkis the clock frequency and n is the number of bits. 
For 10 bit PWM operation, this gives a switching frequency of 4.88 kHz. Figure 4.3 
shows the processes involved in creating the PWM signals. 
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Design Entry 0 hierarchical I 
schematic design 
Simulation 0 real time interactive I 
simulation 
Design 0 logic partitioning, 
Implementation placement and routing 
10 
create bitstrearn files 
Figure 4.4 Design flow for Xilinx FPGA 
4.3.3 Design Implementation 
Figure 4.4 shows the design procedure used to implement the desired control sequence 
in the Xilinx FPGA. The design is first created using the Active-CAD Schematic Editor. 
To cater for the large design used, a hierarchical design structure is applied by dividing 
the design into smaller sections. In order to verify the designed schematics, a real-time 
interactive analysis toot is used to obtain simulation results. Various stimulus signals 
can be applied to ensure that the design is able to operate as intended. The design can be 
implemented in the Xilinx FPGA device by using the XACT (Xilinx Automated CAE 
Tools) Step Design Manager. This involves the following processes [4.2,4.3]: 
the translated design is optimised and mapped into the configurable logic 
blocks (CLB) and input output blocks (10B). 
ii. the mapped CLBs and IOBs are then placed inside the target device so that a 
minimum amount of routing is needed to connect them. 
- 
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iii. the design is then routed automatically using a routing algorithm which 
deten-nines interconnecting paths with minimum delays. 
iv. in order to download the finished design into the target device, a bitstream file 
is generated. 
To verify the completed design, static timing analysis. is performed. This examines the 
design's logic and timing to calculate the perfori-nance along signal paths, identify 
possible race conditions and detects set-up and hold time violations. This is done by 
using the back annotation function which creates a file of the placed and routed design 
that includes timing data for logic and routing delays. 
The design is implemented using Xilinx XC4003-5 PC84. The device utilisation is 
shown below : 
64% utilization of 1/0 pins. 39 of 61) 
82% utilization of CLB FG function generators. (164 of 200) 
45% utilization of CLB H function generators. ( 45 of 100) 
58% utilization of CLB flip-flops. (116 of 200) 
The schematic design to implement the state machine in the Xilinx device is as shown in 
Appendix D. 1. Appendix D. 2 shows the main top level schematic design for the state 
machine and PWM signals generation. 
4.4 DSP PROGRAM 
As described in Section 4.3 (steps @ and 0 ), the DSP96002 must be programmed to 
transfer sampled data from external memory and generate modulating waveforms from 
the information obtained. The listing for the assembly language program is included in 
61 
Appendix E. 2. This program is used to Implement open loop tests to compare the 
performance of the SVC with sinusoidal PWM and deadband PWM. 
4.5 SIMULATION RESULTS 
Clock To Workspace 
Mux 
muxý 
----------- 
wt voltage load i 
, Demux 
Demuxl 
To Workspace5 
Modulation 
IMU 
Mux4 
- i*5/18 
Phase angle 
g 
PI 
S um 3 PI Controllerl 
pwm gen. 3 phase 
inverter Demux2 
Repeating 
Sequence 
Muxl 
1--J To Workspace4 
Mux2 r- 
1 
rface point 
To Wo rkspacel 
To Workspace3 
To Workspace2 
0- 
u) --Pý-et-e-c-tl 
S-function 
Mux3 
--Eý 
Dernux3 
VAr Compensator 
Figure 4.5 Simulink model for VAr compensation 
Figure 4.5 shows the Simulink model used to simulate the SVC system with a three 
phase inductive load. In an ideal compensator the supply system will only provide active 
power, P, and any reactive power, Q, will be stored or supplied by the compensator. In 
the model, an 'S-function' is written to determine the reactive power required to perform 
the necessary compensation. A simple PI controller is used to control the phase shift 
angle to provide either leading or lagging VAr compensation. The results are as shown 
in Figure 4.6. To compensate a system with an inductive load, the SVC will supply 
leading VAr (4.6a), thus ensuring that only active power, P is present in the system 
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Figure 4.6 SVC simulation results with lagging VAr compensation 
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(4-6 . Figure 4.6(c) shows that the supply current is maintained in phase with the 
supply voltage, i. e. unity power factor. 
4.6 EXPERIMENTAL RESULTS 
The SVC system was tested using both sinusoidal PWM and deadband PWM. For VAr 
compensation, the line currents will lead or lag the voltages by 900. As described in 
Chapter 3, for such operation the clamping function in deadband PWM occurs on the 
phase leg carrying the second highest line. Figure 4.7 shows the switching pattern (for 
half of a cycle) with m=0.8. It can be seen that with deadband PWM the switch 
remains "on' for 1/3 a cycle (the modulating waveform is as shown in Figure 3.5(d)). 
To demonstrate the validity of the predicted advantages for the deadband PWM 
technique, open loop tests were performed on the system. As a benchmark, -the results 
obtained using deadband PWM are compared with conventional sinusoidal PWM. 
Figures 4.8 and 4.9 show the line current spectrum and demonstrate the ability of the 
system to provide leading and lagging VAr compensation. The figures show the typical 
harmonic spectrum for PWM where harmonics exist as sidebands, centred aroundf, and 
its multiples. 
In order to study system performance, different graphs are plotted (Figures 4.10 and 
4.11) to observe the following parameters: dc bus voltage, line current, supply voltage 
and heat sink temperature rise (which represents switching plus on-state losses). The 
temperatures shown in Figures 4.10(c) and 4.11(c) are the values above ambient 
temperature (24 'Q. To compare the performance of both PWM techniques, consider 
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the case for a line current of 20 A. The values for other parameters (obtained from the 
graph) are shown below in Table 4.4. The results (from the graphs and table) show that 
for a given line current, the deadband PWM system requires a lower dc voltage and 
generates a smaller heatsink temperature rise hence has lower switching losses. 
phase voltagE 
(a) deadband PWM 
+ -.. +- 44-j . +-. - S 
switching 
siqnals 
ý1- 
(a) sinusoidal PWM 
Figure 4.7 Switching pattern for VAr compensation 
sinusoidal 
PWM (D 
deadband 
PWM (Z 
(D/(Z 
line current (A) 20 20 1 
leading VAr A temperature ('C) 13.5 9.5 1.42 
dc voltage (V) 413.8 310.7 1.33 
line current (A) 20 20 1 
lagging VAr A temperature ('C) 13.6 9.8 1.38 
dc voltage (V) 1 256.8 1 182.5 1.40 
Table 4.4. Comparisons between sinusoidal PWM and 
deadband PWM 
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y-axis 20 A/div 
y-axis 120 V/div 
x-axis :5 ms/div 
y-axis 10 dB/div 
x-axis 1.25 kHz/div 
0 
(a) sinusoidal PWM 
y-axis 20 A/div 
y-axis 120 V/div 
x-axis :5 ms/div 
y-axis : 10 dB/div 
x-axis: 1.25 kHz/div 
Figure 4.8 Lagging VAr operation, showing supply voltage (Vs), 
compensator current (Icomp) and current spectrum 
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Figure 4.9 Leading VAr operation, showing voltage/current 
waveforms and line current spectrum 
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Figure 4.10. Graphs showing system performance for tagging 
VAr operation 
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4.7 SUMMARY 
This chapter presented the operation of the SVC system, demonstrating its ability to 
provide leading and lagging VAr compensation. The requirement of providing precise 
and continuous reactive power control is realised by adjusting the modulation index, m 
and the phase shift angle, 0, of the modulating wavefon-n. The complex process of 
detennining the active/reactive power and generating the control and switching signals 
is implemented using a Motorola DSP96002 and Xilinx FPGA. 
The work is supported by simulation and experimental results. Comparison between 
results obtained with cleadband PWM and sinusoidal PWM proved that the system is 
capable of providing leading and lagging reactive power compensation with a 
significant increase in the fundamental output voltage. This increased fundamental 
output voltage means that for a given SVC requirement, the DC. capacitor voltage rating 
can be decreased thus allowing its physical size to be reduced. The use of deadband 
modulating waveforms reduced the switching losses and resulting stresses hence 
improves the efficiency of the SVC system. The same techniques can be applied to 
current controlled VAr compensation where a similar reduction in current source 
inductor stored energy is possible, with switch deadbanding. 
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CHAPTER 5 
INVESTIGATION OF ACTIVE POWER FILTER 
5.1 INTRODUCTION 
The development of modem solid state electronic devices has enabled efficient and safe 
control of electric power for example in AC/DC converters and adjustable speed motor 
drives. However these non-linear loads can also create undesirable effects by causing 
harmonic interference which might affect other electric components and cause 
additional power losses. These problems are partially solved by the use of fixed passive 
filters. However, these filters cannot cope with load variations and can also cause 
system resonance with the source impedance. These problems can be solved by using 
shunt active power filters which have been widely investigated and were considered in 
the literature survey in Chapter 2. These filters work as current sources which inject 
equal but opposite current waveforms to provide the required compensation. 
The aim of this chapter is to present an active power filter (APF) system which is able to 
compensate both harmonics and reactive power caused by the non-linear loads. This 
ensures that the supply system will only need to provide sinusoidal current with unity 
power factor. The design of the APF system using a Motorola DSP and Xilinx FPGA is 
presented. A modified switching control strategy based on the deadbanding concept is 
proposed, which ensures that the switching losses are minIm'sed. Simulation and 
experimental results are presented at the end of this chapter to prove the effectiveness of 
the APF system. 
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5.2 P AND Q CIRCUIT 
One important feature ofthe APF system is its ability to detect the instantaneous active 
and reactive power. This is to ensure that it can provide the required harmonic and 
reactive power compensation. Figure 5.1 shows the general overview of the processes 
involved in deten-nining the required reference current to provide compensation. 
Va 
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Vb, VC 
Va, VP 
3-phase to 
cov 
tr 
s 
sform 
rs 
ijon 
2-phase coversýon 
n) 0 ((x-P transformation) ýNp 
Ia Yl 13 
ia 
, 
ib 
, 
I'c 
p* and q* 
extraction 
circuit 
Figure 5.1 Determination of compensating current 
As described in Section 2.5, the method developed by Akagi et al. is used [5.1]. The 
theory starts with equations (2.4) and (2.5) : 
PL = PL + PL 
qL = qL + qL 
The compensating current that must be injected into the system is found by inverting 
equations (2.2) and (2.3) to give : 
Ca 
lCb 
L-icc 
0 
V-3- vcc 
22 
-V 
I NF3 
22 
Vý P* + Pav 
Vo. q 
(5.1) 
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where iCa, iCb and ic, are the compensating current references, Pav is the real power 
necessary to maintain a constant DC capacitor voltage and p and q* are the 
instantaneous active and reactive power that must be compensated to obtain a sinusoidal 
supply current with unity power factor. This is defined by the following equations : 
(5.2) 
q qL + ýL 
c I 
-L 
Figure 5.2 Method to determine p* and q* 
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Figure 5.3 Simulink model for p* and q* detection circuit 
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low-pass filter 
The required components of p* and q* can be obtained by using a low pass filter as 
shown in Figure 5.2. To eliminate the most dominant harmonic currents, namely the 5th, 
7th and I Ith harmonics, the filter is designed to have a cut off frequency at 150 Hz. The 
low pass filter is used to extract the pj, component from PL. This is then subtracted 
from the main signal to give p* and q *. 
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In order to verify the effectiveness of the detection technique, a simulation was 
performed using MATLAB with Simulink. The Simulink model is as shown in Figure 
5.3 with a three-phase controlled bridge used as a load. The results in Figure 5.4 prove 
that the detection technique described earlier is able to detect the required p* and q* 
thus yielding a reference current that will maintain a sinusoidal supply current in phase 
with the supply voltage. 
5.3 CURRENT CONTROL TECHNIQUE 
Once the reference waveform. has been determined by the detection circuit, the APF 
system must incorporate a control scheme which will give a quick response and 
accurately follows the current references. Several possible techniques have been 
described in Chapter 2 (section 2.6). The technique employed here is based on delta 
modulated switching strategies [5.2-5.6]. Compared to other techniques, it is more 
robust to noise and operates at fixed switching frequency. However the technique is 
more complex to implement compared to hysteresis current control. 
Delta modulation is a variation of pulse code modulation (PCM) used in communication 
systems [5.7]. The simplest form of delta modulation is shown in Figure 5.5. The 
analogue reference current is encoded into digital pulses by the delta modulator. These 
pulses are decoded back into an analogue waveform by an integrator in the feedback 
loop. This is substracted from the reference waveform to give an error signal which is 
quantized to one of two possible levels depending on the error polarity. One drawback 
of such a simple system is that it provides no control over the switching frequency. 
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Better control of the switching frequency can be obtained by using a discrete current 
regulated delta modulation technique [5.8] which is an instantaneous discrete time 
switching regulator i. e. zero hysteresis. The analogue signal is sampled and compared at 
regular intervals. Figure 5.6 shows the functional block diagram of such a system. The 
switching frequency is thus fixed by the sampling frequency. The switching signals 
control the inverter output voltage. This in turn will produce the desired line current, 
given by : 
A'k = 
Eik - VS At 
L 
(5.3) 
where L is the AC link inductance and Eik is the inverter output voltage corresponding to 
the switching state k (from eight different switching configurations). 
quantizer 
3 Is 
integrator 
Figure 5.5 Block diagram for simple delta modulation 
inverter 
Figure 5.6 Discrete delta modulation 
76 
The deadband concept mentioned in the previous chapters can also be applied to 
discrete delta modulation. Once the switching signals have been produced by the delta 
modulator, the deadband rule is applied to control the on and off region so that 
switching losses are minimised. The results discussed in the following sections will 
show how the use of the deadband concept will reduce the switching losses thus 
improving system efficiency. 
5.4 XILINX FPGA AND DSP DESIGN IMPLEMENTATION 
A similar setup to that described in the previous chapter is used. A delta modulated 
switching strategy is simpler to implement in the available hardware, compared to 
alternative PWM techniques. The actual current can be compared directly with the 
reference waveform in the DSP to produce switching signals for all six IGBTs in the 
three phase inverter. These are then transferred to the Xilinx FPGA where underlap time 
is inserted. Appendix D. 3 shows the modified top level schematic design for the state 
machine and switching signals generation. 
As explained in Section 5.2, a filter is used in the detection circuit. The filter type is 
critical to ensure good p* and q* detection. AI Oth order Chebyshev Type 11 IIR low 
pass digital filter is used. Although a Chebyshev Type 11 filter permits a certain amount 
of ripple in the stop band, it is chosen because it has a steeper roll-off than other filter 
types. The gain response of a Chebyshev filter is given by [5.9]: 
vout 1 
(5.4) 
Vin 
2(2 stop pass I+ F- Cn 
(ostop / (0 
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where Cn is a special polynomial which is a function of 'n' (the order of the filter) and E; 
is a constant which determines the amount of ripple in the pass band. The ripple is 
always of equal magnitude throughout the stop band and the ripple number increases 
with filter order. An IIR (infinite impulse response) filter consists of a series of feedback 
loops and with such a design, under certain conditions it may become unstable. 
However, IIR filters have the advantage that for the same roll-off rate they require fewer 
taps than FIR (finite impulse response) filters. With careftil design, a stable filter can be 
achieved which requires lower processor resources. The filter order and coefficients are 
determined with the aid of a MATLAB program. Figure 5.7 shows the frequency 
response of the designed filter. Figure 5.8 shows the frequency response and phase 
response in the pass band region. Phase is important since a signal entirely within the 
pass band of a filter will emerge distorted if the time (group) delay of different 
frequencies through the filter is not constant. 
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Figure 5.7 Frequency response for Chebyshev filter 
The discussion on the detection circuit based on instantaneous reactive power theory Is 
made on the assumption that the supply voltage is sinusoidal. However in reality this Is 
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not the case. The supply voltage waveform obtained in the laboratory has a flat-topped 
characteristic as shown in Figure 5.9. This slight distortion is common in an installation 
where there are many single phase power supplies being used, for example as in 
personal computers. 
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Figure 5.8 Frequency and phase response in the pass band region 
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Figure 5.9. Flat-topped supply voltage wavefonn 
With such a voltage waveform, error will occur in the calculation of the reference 
current. The APF system works by injecting current to compensate the harmonics and 
reactive power to give a sinusoidal supply current with unity power factor. If the voltage 
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waveform in Figure 5.9 is used, the reference current generated by the detection circuit 
will try to compensate not only the load current, but also the supply voltage. The 
problem is simulated in Simulink and the waveforms are given in Figure 5.10. As 
shown in Figure 5.9 (a), the resultant supply current is not sinusoidal, particularly 
around the peaks. 
In order to solve this problem, the sampled voltage waveforms are filtered in the DSP to 
give a sinusoidal supply voltage. This however introduced additional time delay which 
can cause errors. The delay can be compensated when the three phase components are 
transformed to their two phase equivalents. Instead of using equation (2.1), the two 
phase voltage components are determined using the following equation: 
Va Cos 0 
-Vb 
3 cos(go - 
Va 
cos(120 + 0) cos(240 + 0) 
Vb 
cos(30 + 0) cos(150 + 0)_ 
-vc- 
[5.51 
where 0 is the delay angle caused by the use of a digital low pass filter. 
The listing of the full DSP program, which does the following tasks, is included in 
Appendix E. 3 together with memory location information. 
transfer data from ADC memory to DSP 
ji. apply low pass filter to voltage supply signal 
iii. apply 3-phase to 2-phase transformation 
iv. p* and q* detection 
v. determine reference current and generate switching signals 
vi. send synchronisation signal to set underlap time 
vii. transfer signals to the Xilinx FPGA and DAC 
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5.5 SIMULATION RESULTS 
load current, [load 
compensator 
current, Ir-omp 
supply voltage, 
Vs/4 
supply current, 
, supply 
MATLAB with Simulink was used to simulate the complete APF system. The Simulink 
model used is shown in Figure 5.11 with a three phase controlled bridge as a load. 
Results for basic delta modulation and modified delta modulation with deadbanding are 
presented to evaluate performance. These results are shown in Figure 5.12(a) and (b). 
Both sets of results confirmed that the APF is able to compensate the load current to 
give a sinusoidal supply current with unity power factor. 
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Figure 5.11 Simulink model for active power filter system 
However it can be seen that the supply current also consists of current spikes which 
correspond to the phase change of load current. This is due to the way the load is 
modelled in Simulink, which gives a sudden jump in load current from zero to its peak. 
In reality, the effect of AC side inductance will give a more gradual change 
(commutation) in the load current. To give more realistic results, the switching signals 
generated in the Simulink model were used in a PSpice simulation. The listing of the 
PSpice program is included in Appendix A. 3. The results are shown in Figure 5.13 for 
the modified delta modulation case. 
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Figure 5.12 Matlab simulation results for active power filter system 
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Figure 5.13 PSpice simulation results for the active power filter with 
modified delta modulation 
System performance is evaluated by examining the current harmonics which are shown 
in Figure 5.14. In Figure 5.14 (a), the load current harmonics are evident at (6k ± 1) 
where k is the harmonic order. The APF system with modified delta modulation gave 
similar performance to the one using a basic delta modulated switching strategy. Better 
results are obtained in the PSpice simulation where the effect of AC side inductance is 
included. The total harmonic distortion (THD) of the supply current is determined from 
the Simulink simulations using the equation: 
THD (01o) = 10 0x 
Lh 
(5.6) 
h#I 
where h is the harmonic order. The results are tabulated in Table 5.1 (up to the 40th 
harmonic). A high value is obtained due to the presence of current spikes (as explained 
earlier). This is acceptable for the purpose of comparison between the two modulation 
strategies since the spikes do not dominate the harmonic distortion results. The results 
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show that the use of modified delta modulation strategy increased the THD contents by 
1.1 %. 
Table 5.1 Comparison of THD values 
current magnitude 
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Figure 5.14 Harmonic currents for (a) load current and (b) supply current 
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Switching device losses associated with a hard switched system will comprise two 
components, viz., on-state conduction losses and the switching losses. Here the 
conduction losses are assumed the same for each modulation system, hence may be 
neglected when comparing performance. The advantages of using modified delta 
modulation are significant when analysing device switching losses. 
For an inductive load the energy loss per cycle can be approximated by [5.10]: 
Won =1 mvs t on [5.61 2 
woff = 
lmvs t Off 
[5.71 
2 
where t, and tff are the transition times for switching on and off, i,, and v, are the 
current and voltage to be made or broken by the switch. The value varies depending on 
the point-on-wave. The total switching power dissipation will be the sum of operations 
per second. Figure 5.15 shows the switching signals for one compensator current cycle. 
In Figure 5.15 (b), the deadband region is associated with the current peak. The region 
also depends on the voltage magnitude (as discussed earlier) in order to minimise 
switching losses. In PWM operation, switching losses are proportional to the PWM 
carrier frequency. Here, the number of switching operations can be counted to give a 
loss indication. Using the Matlab program an estimation of switching losses is 
calculated based on equations (5.6) and (5.7). The results are given in Table 5.2 
for a 
sampling/swItching frequency of 5 kHz. The results showed that the switching 
losses of 
an APF system controlled by modified delta modulation are significantly 
lower than in a 
system using basic delta modulated switching strategies. A 22 % reduction in switching 
losses is achieved at the expense of a 1.1 % increment in the THD value. 
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Figure 5.15 Switching signals with (a) delta modulation and 
(b) modified delta modulation with deadbanding 
um-off losses (W) 
otal losses (W) 
Modified delta Basic delta Improvem 
modulation modulation 
0.995 1.295 23.2% 
4.615 5.895 21.7% 
5.610 7.190 22.0% 
t 
No. of switching 185 225 17.7% 1 
operations per cycle 
I 
Table 5.2 Switching loss comparison between delta modulation and 
modified delta modulation 
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Figure 5.16 Experimental results showing the effectiveness of the 
detection circuit 
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Figure 5.17 Experimental results for active power filter with different 
switching techniques 
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5.6 EXPERIMENTAL RESULTS 
The active power filter system was tested in the laboratory using the power circuit 
described in Chapter 3. The load is provided by a three-phase full-bridge diode rectifier, 
SKD 60/12. The detection circuit was tested with two different types of load; an L-R 
load and an L-C-R load. Experimental results are shown in Figure 5.16. With both load 
conditions, the system can detect the required harmonic and reactive power to provide 
compensation. Te system produces a reference compensator current, I,,,, p which gives 
a sinusoidal supply current with unity power factor, Lppiy (, p,, td)- 
The APF system was tested to assess the ability of the proposed switching technique to 
track the reference current. In order to reduce current error the sampling/switching 
frequency was doubled to 9.77 kHz. The results are shown in Figure 5.17. Figure 5.17 
(a) shows the APF system with a delta modulated switching strategy, while Figure 5.17 
(b) was obtained with modified delta modulation. Both results proved that the system is 
n I--, able to compensate the load current to give sinusoidal supply current with unity power 
factor. The switching signals in Figure 5.16 (b) show the deadband region introduced 
into the system which results in lower switching losses as discussed in the previous 
sec ion. 
5.7 SUMMARY 
The design and operation of an active power filter system has been presented and 
discussed in this chapter. To provide compensation, the system must first be able to 
detect harmonic and reactive power. The detection circuit is designed using a 
Chebyshev type 11 IIR filter and is based on instantaneous reactive power theory. Two 
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different switching control strategies were described. Discrete current regulated delta 
modulation enables the injected current to follow the reference current with good 
accuracy at a switching frequency associated with the system sampling frequency. 
Another technique is to use a modified delta modulated switching strategy which 
enables compensation to be achieved but with a reduction in device switching losses. 
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CHAPTER 6 
SLIDING MODE CONTROL OF AN ACTIVE POWER FILTER 
6.1 INTRODUCTION 
This chapter explains and investigates the application of sliding mode control to an 
active power filter system. Initially a brief introduction is given on the theory of sliding 
mode control. Equations will be derived using control theory to determine the control 
action which can be used to provide the switching signals for the active power filter. 
The work is supported with simulation results performed in MATLAB with Simulink, 
which is presented at the end of this chapter. Experimental tests are included to verify 
the results. 
6.2 VARIIABLE STRUCTURE, CONTROL (VSC) WITH SLIDING MODE 
Variable structure control (VSC) with sliding mode was first introduced and discussed 
in the early 1950's by researchers in the Soviet Union [6.1,6.2]. The most distinguished 
feature of VSC is its ability to produce very robust control systems. Essentially, the 
sliding-mode control system utilises a switching control law which drives the state of 
the concerned system to a predesigned curve (or sliding curve) in the phase plane. Once 
the sliding condition has been reached, the control system is insensitive to parametric 
uncertainty and external disturbances. Extensive research and development has enabled 
sliding mode control to be applied in wide variety of engineering systems, for examples 
robot manipulators, underwater vehicles, electric machines and power systems [6.2]. 
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6.2.1 Basic Background 
The basic introduction of VSC with sliding mode can be illustrated by considering a 
second order system [6.2] described by the following equations: 
y 
2y -x+u (6.1) 
- WX 
where 
y=, 
(x, y) (6.2) 
1-4, 
s(x, y) <0 
and 
s (X, y) = XCY (6.3) 
cy = 0.5x +y 
This is a product of two functions described by: 
0 
(6.4) 
0.5x +y=0 
c 
(a) 
Figure 6.1 Simple example of VSC (a) system model (b) regions defined 
by the switching logic 
The block diagram of the system is shown in Figure 6.1 (a). The functions describe lines 
dividing the phase plane (x-y plane) into regions where s(xy) has a different sign as 
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X=o sivitching lines 
(b) SNY) =0 
shown in Figure 6.1 (b). These lines are often called switching lines and s(x, y) is called a 
switching function. The lines also define the set of points in the phase plane where s(x, y) 
= 0. This set of points is known as the switching surface. The feedback gain V/ is 
switched according to the sign of s(x, y). Therefore the system is analytically defined in 
two regions of the phase plane by two different mathematical models. In region I where 
s(x, y)=xs > 0, the model is 
x=y 
2y -x- 4x 
2y - 5x 
In region 11 where s(x, y)=xs <O, themodelis 
x=y 
ý= 2y -x+ 4x 
= 2y + 3x 
a= 
x=O 
Figure 6.2 Phase-plane plot showing both regions I and 11 
(6.5) 
(6.6) 
The phase-plane trajectories described by equations (6.5) and (6.6) can be drawn 
together to give a phase-plane plot as shown in Figure 6.2. The complete phase-plane 
plot of the system shows that there are no unusual motion characteristics on the 
line 
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0 other than possible discontinuities in motion direction. However, the line (y =0 
contains only endpoints of those trajectories coming from both sides of the line. These 
points constitute a special trajectory along the cy -- 0 line, representing motion called a 
sliding mode. Thus, a phase trajectory of this system generally consists of two parts, 
representing two modes of the system. The first part is the reaching mode in which the 
trajectory starting from anywhere on the phase plane moves toward a switching line and 
reaches the line in finite time. The second part is the sliding mode in which the 
trajectory asymptotically tends to the origin of the phase plane. 
During the control process, the control structure varies from one structure to another 
thus the name variable structure control (VSC). The described control system is also 
known as sliding mode control to emphasise the important role of the sliding mode in 
this type of VSC. In practice, the implementation of the associated control switching is 
imperfect which results in control chattering. In general this is undesirable since it 
involves extremely high control activity. Slotine proposed an approach [6.8,6.9] to 
reduce the chattering by introducing a boundary layer either side of the switching line. 
However, in certain applications control chattering is acceptable. The derived switching 
control law can be used for example in place of pulse-width modulation to control the 
switching of power converters. Based on this approach, direct implementation of sliding 
mode control in the active power filter will be discussed in this chapter. 
96 
6.3 CONTROL IMPLEMENTATION IN ACTIVE POWER FILTER 
The voltage source inverter used in the implementation of the active power filter is a 
natural variable structure system because its topology changes with switching action. 
Using the equivalent control concept of VSC with sliding mode, a control law can be 
derived to ensure that the circuit remains on the sliding surface. The implementation of 
sliding mode control in an active power filter has been -described by Torrey et al. [6.10, 
6.11 ]. Active filtering has been achieved without the need to calculate real or reactive 
power from the load current. 
In this chapter, a different approach will be used to implement sliding mode control. A 
similar hardware and software setup described in previous chapter will be used. 
Instantaneous active and reactive power will be analysed to produce a reference 
waveform to provide the necessary compensation. Sliding mode control is then applied 
to the active power filter to ensure good tracking of the reference current. The work 
discussed here is based on an initial study reported in [6.12]. In order to determine its 
switching control law, a mathematical model of the active power filter is produced in 
the d-q reference frame. 
6.3.1 The Active Filter's Mathematical Model 
The simplified schematic model of the active power filter system is shown in Figure 6.3. 
The line voltages can be described by the following equations: 
Va = -ý2-E cos(o)t) 
Vb = V-2E cos((ot - 
27c 
) (6.7) 
3 
vc = JE cos((ot + 
27c 
) 
3 
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where E is the rms value of the phase voltage. The values in equation (6.7) are 
presented in an a-b-c frame of reference. To analyse the system, these will be 
transformed into the rotating d-q frame using the transformation matrix in equation 
(6.8). 
Cos 0 sin 0 1/2 -1/2 
T- (6.8) 
sin 0 cos 0_ 
_O -ýJ/2 --ýJ-/2 
Equation (6.7) can then be represented by: 
Vd V-3E 
(6.9) 
Vq0 
supply ul u, 2 u3 
S11 s2l S31 
icomp-a 
,, --Lcomp. 
b Vdc 51 T 
lcomp_c 
s12 
load 
Figure 6.3 Simplified model of active power filter 
The active power filter system in Figure 6.3 can be described by the following 
equations: 
dicomp_a 
VdcUJ - Va 
dt 
dicomp_b 
VdcU2 - Vb 
dt 
dicomp_c 
VdcU3 - Vc 
dt 
(6.10) 
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where fi,,,, p) are the compensation currents, vdc represents the DC voltage across the 
capacitor andUk (Ul, U2, u3) is a vector whose coordinates are the modulation functions 
of the corresponding switches. The vectorUkcan take the values I or -I : 
I if the switch Sk, is ON (upper switch) 
Uk (6.11) 
I if the switch Sk2 is ON (lower switch) 
The current paths and DC voltage level depend on the switches in each leg of the 
inverter. Figure 6.4(a) shows a method of representing different switching modes using 
three axis coordinates. If the view is taken with state G and H on the same point, the 
diagram can be redrawn as shown in Figure 6.4(b). In the diagram, the stationary (x-P 
axes and rotating d-q axes are also added. 
-1) 
(-l 
1 -1) 
U 
(-l - 
w 
(a) 
Figure 6.4 Switching states representation 
(b) 
Using this information, a mathematical model in the d-q frame of reference can then be 
determined to give the following equation: 
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dicomp-d 
0W0- "coinp 
_d 
Vdc 
0 Vd 
di 
dt LUd 
coml)_q 
- -w 
00 lcomp_q +0 
Vdc 
0 
dt L Uq 
divd, conip_d comp_ L _j 
- 
dt -00 
0- 
- 
Vdc 
- 
1- 
L 
6.3.2 Sliding Mode Control Design 
(6.12) 
To apply the sliding mode control theory to the active power filter, the sliding surfaces 
or the trajectories must first be defined. The aim of the design is to ensure that accurate 
tracking of the reference current is achieved. The reference current is determined using 
the IRPT concept described in earlier chapters. Thus, written in standard form for the 
sliding surfaces: 
S= 'ref - 'comp 
The conditions for the existence of the sliding mode can be expressed in the form 
lim ý>0 
s-->O- 
lim s<0 
s-->O' 
or equivalently 
Sý <0 
From equation (6.12) 
d'ref 
_d W'ref_q + Ud 
V dc 
- Vd 
dt L 
d'ref 
_q wi . ref_d 
+ Uq 
Vdc 
dt L 
(6.13) 
(6.14) 
(6.15) 
(6.16) 
To achieve the sliding mode, the equation is set to zero to find the required control 
action, which gives: 
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I[L dlrqf_d 
_ WL'ref + LVd 
Vdc dt 
(6.17) 
UqL 
d'rej'_q 
+ WL'ref 
q 
Vdc dt 
The sign of the control components, Ud and Uq, which lead to the sliding mode are 
decided by the sign of control errors. 
sgn(Ud)= sgn(ed) 
(6.18) sgn(Uq)= sgn(eq) 
where 
ed =1 ref_d - 'comp_d 
eq =i ref_q - 
icomp_q 
j8 
ed: ý' 0 
eq >0 
ed 
eq 
--4-- 
ed < 
eq < 
i 
--* 
Figure 6.5 Different switching control regions 
(6.19) 
Using this information and knowledge of the relative displacement between the d-q 
frame and the stationary a-)6 frame, a switching strategy can then be designed to provide 
the required active power filter operation. Figure 6.5 shows how this can be achieved. 
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Regions (D to (ý) correspond to 6 possible switching configurations. As an example 
consider when the position of the control vector u is as shown in Figure 6.5 with ed >0 
and eq > 0. It is located in region (Z, hence the switching configuration B (I 1 -1) is 
chosen. Table 6.1 shows different switching modes for different values of displacement 
angle, 6ý A similar approach is used to select the switching configuration for other 
possible combinations of ud, Uq, ed, eqand 
range of 0 
330 <0+ Ou < 30 
30 <0+ Ou < 90 
90 <0+ Ou < 150 
150 <0+ Ou < 210 
210< 0+ Ou<270 
270 < 0+ Ou < 330 
I 
ed eq 
ed> 0 e. >0 
ed> 0 eq >0 
ed >0, e., >0 
ed> 0, e. >0 
ed> 0, e. >0 
ed> 0, e. >0 
switching configurations 
A( I1 -1) 
B (-I 1 -1) 
c (-I 1 1) 
D (-1 -1 1) 
E( 1-1 1) 
1 -1 -1) 
Table 6.1 Switching control selection 
6.4 RESULTS AND DISCUSSION 
The APF system with sliding mode control was simulated using MATLAB with 
Simulink. Figure 6.6 shows the functional block diagram of the process involved. Once 
the reference current has been detemined (as explained in previous chapters), the 
sliding mode control strategy is applied to obtain the control components which are then 
used to provide the gating signals for the power inverter circuit. Figure 6.7 shows the 
Simulink model used in the simulation. 
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Figure 6.6 Implementation of sliding mode switching control 
tri. wave. 
I 3-phase supply/load 
load current 
Ud Uq 
Clock To Workspace 
Icomp-c 
Figure 6.7 Simulink model for sliding mode control simulation 
The 'slidel' s-function is used to determine the switching control for the inverter circuit. 
The calculation of ed, eq, Ud and Uq are performed in the 'Ud Uq' sub-system block. 
Sliding mode switching control has also been tested experimentally. A program was 
written implementing the control action in the DSP96000. The listing of the MATLAB 
m-files and the DSP assembly language program are included In the appendix. 
d-q 
components 
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Figure 6.8 Simulation and experimental results for sliding mode 
control of the active power filter 
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Figure 6.8 shows both simulation and experimental results. The results show that by 
using the sliding mode control concept, the active power fitter tracks the reference 
current and provides the required compensation current to maintain a sInusoidal supply 
current with unity power factor. Figure 6.9 shows the resultant sinusoidal supply current 
which is in phase with the supply voltage. 
supply current 
(20 A/div) 
supply voltage 
(60 V/div) 
Figure 6.9 Experimental results - supply current is in phase with 
the supply voltage, i. e. unity p. f 
In comparison with the results obtained in Chapter 5 (with discrete delta modulation), 
the robust switching control strategy used has a drawback. The supply current shown in 
Figure 6.8 has a higher ripple contents. These results are obtained with a sampling 
frequency of 10 kHz. Further improvement can be made if the sampling frequency is 
a higher sampling frequency was not increased. However, due to processor 11 1 
possible. 
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6.5 SUMMARY 
This chapter discussed the implementation of sliding mode switching control in an 
active power filter. Using sliding mode control theory, sets of control equations are 
derived to force the system to stay on the sliding surface. This ensures that the active 
power filter will track the reference current which was calculated using the IRPT 
method. The information obtained from ud, Uq, ed, eq and 0 is used to decide which set of 
switching configurations is to be selected. Simulation and experimental results proved 
that compensation can be achieved using the proposed sliding mode switching control. 
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CHAPTER 7 
CONCLUSIONS 
7.1 CONCLUDING REMARKS 
In this thesis, the design and operation of a static VAr compensator and active power 
filter has been presented. In particular, different switching control strategies have been 
considered. Design procedures have been described to implement the SVC and APF 
system using a shunt connected voltage source inverter. System simulations were 
performed using PSpice and MATLAB with Simulink which aided the design process 
and helped in the understanding and analysis of control aspects. 
Different modulating techniques have been simulated and tested for the SVC system. 
Leading and lagging VArs are generated to compensate the reactive power thus 
maintaining a supply system with unity power factor. The use of deadbanding has 
improved system performance and minimised switching losses. 
The operation of the APF system using modified discrete delta modulation has been 
described. Calculation of the reference compensation is performed in the time domain 
using the instantaneous reactive power theory concept. This gives precise reference 
waveforms for harmonic and reactive power compensation. The processing power 
requirements for complicated mathematical operations and system control have been 
achieved by using a DSP and a Xilinx FPGA. The inverter circuit used 
in the APF is a 
ith switching action. natural variable structure system 
because its topology changes wl 
Using the equivalent control concept of a variable structure system with sliding mode, a 
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control law has been derived to ensure the reference current is followed. The scheme has 
been verified by simulation and experimental results. The APF system with discerete 
delta modulation gave better results in comparison with the system with sliding mode 
switching control. Both techniques enabled a supply system with unity power factor to 
be achieved but with higher ripple currents in the case of sliding mode technique. 
7.2 AUTHOR'S CONTRIBUTION 
The SVC and APF systems have been simulated using PSpice and MATLAB (with 
Simulink). System models were tested in both simulation packages to verify their 
accuracy. Significant improvement has been achieved in PSpice simulation times by 
generating the switching signals externally. A state-space approach was used to develop 
the model in MATLAB. The model enabled the effects of various modulation and 
switching strategies to be studied for harmonic and reactive power compensation. 
A performance improvement was obtained in VAr compensation, with the application of 
deadbanding in the modulation waveforms. A comparison was made with sinusoidal 
modulating waveshapes. The use of deadband PWM enabled higher modulation indices 
to be achieved hence facilitating a smaller size of reactive component on the DC side. 
The deadband region is linked to the current peaks. Deadbanding also reduces the 
effective switching frequency. The combination of these two factors minimised the 
switching losses and resulting stresses. 
The deadbanding concept has also been applied to a discrete delta modulator. It is used 
to provide switching control for the APF system. In the proposed scheme, a reduction 
in 
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I in the total harmonic content. The switching losses is achieved with a slight increase 
detection circuit has been implemented in a DSP and is based on instantaneous reactive 
power theory. The use of variable structure control in the APF system has been 
explained. A model is described in the d-q synchronous rotating frame to derive the 
equations governing the switching control action. Sliding mode control has been used to 
track the reference current to provide the required compensation. 
7.3 AREAS OF FURTHER WORK 
Several possibilities for future research will be outlined. Essentially, two control loops 
are required in the operation of a compensator system. This thesis focused on the 
internal control loop which ensures the required VAr to be compensated or the reference 
current waveform to be followed. Detail study can be made of the outer control loop to 
maintain a constant DC voltage thus ensuring decoupled operation. There' is also a 
possibility to set different DC voltage levels for different load conditions. 
The detection circuit used for the research presented in this thesis required load currents 
and supply voltages to be sensed. A simpler system can be achieved if the same 
performance is obtained without the complex process of transformation, multiplications 
and divisions. The system will only require the measurement of the inverter output 
voltage. This in combination with sliding mode switching control, would result in a 
simple and robust system. Less mathematical processing will allow a 
higher sampling 
frequency thus reducing the control errors. 
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Various switching control strategies have been studied while operating under steady- 
state conditions. Although this is sufficient to verify the effectiveness of the proposed 
control method, control behaviour analysis under transient operating conditions may be 
an interesting study. Also the sliding mode control of the inverter switches can be 
readily extended to incorporate the deadbanding concept. Further investigation can be 
made to study the robustness of the sliding mode switching control under different load 
conditions. The control law presented in this thesis can be further improved to obtain 
better results. 
At the distribution end of a supply system, unbalanced single phase loads and non-linear 
loads cause unequal voltage drops in the transformer and line impedances. The resultant 
unbalanced supply voltage can have undesirable effects on electric machinery. The 
compensator system can be used to provide active correction. It is possible to inject the 
required balancing current at the load side. Alternatively the system can be connected in 
series to inject a correcting phase voltage. 
The application of an active power filter in an uninterruptible power supply (UPS) 
system can also be considered. It can be used to suppress harmonic disturbances as 
presented by loads connected to the UPS as well as providing transient back-up due to 
dips in supply. 
III 
APPENDIX A: PSPICE PROGRAM LISTINGS 
A. 1 SVC WITH SINUSOIDAL PWM 
Voltage Source Inverter with Sinusoidal PWM 
. OPTIONS ABSTOL IUA ITL5 0 RELTOL 
0.01 itl4=20 
-PARAM G= I OOK 
3 phase inverter 
Cdc 1 50 40 11 OOuF IC 640 
Rdc 11 50 0.05 
Rdcl 11 40 44k 
LI 7 2 6.44mH 
L2 8 3 6.44mH 
L3 9 4 6.44mH 
RI 41 7 1.1 
R2 42 8 1.1 
R3 43 9 1.1 
VI 41 0 SIN(O 240 50 00 0) 
V2 42 0 SIN(02405000-120) 
V3 43 0 SIN(02405000 120) 
D11 21 DIODE 
D12 40 2 DIODE 
S11 12 14 0 SWITCH 
S12 2 40 15 0 SWITCH 
D21 31 DIODE 
D22 40 3 DIODE 
S21 13 24 0 SWITCH 
S22 3 40 25 0 SWITCH 
D31 41 DIODE 
D32 40 4 DIODE 
S31 14 34 0 SWITCH 
S32 4 40 35 0 SWITCH 
sinusoidal pwm 
********************************************************************* 
Ist phase 
vio 10 0 SIN(O 6 50 00 10) 
RIO 10 0 10 
vil I1 0 SIN(O 6 50 00 10) 
RII 11 0 10 
VTri 11 12 0 PULSE(-9.999 9.999 0 250U 250U I OON 500.1 U) 
RTri 11 12 0 10 
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Ecomp 11 14 0 TABLE G*(V(l 0,0)-V(l 2,0)) M- I, - 10) (1,10) 
Rout 11 14 0 10 
Ecomp 12 15 0 TABLE G-"(V(l 2,0)-V(l 1,0))) =(- I, - 10) (1,10) 
Rout12 15 0 10 
2nd phase 
V20 20 0 SIN(O 6 50 00- 110) 
R20 20 0 10 
V21 21 0 SIN(O 6 50 00- 110) 
R21 21 0 10 
Ecomp2l 24 0 TABLE IG*(V(20,0)-V(12,0)))=(-I, -10) (1,10) 
Rout2l 24 0 10 
Ecomp22 25 0 TABLE IG*(V(12,0)-V(21,0)))=(-I, -10) (1,10) 
Rout22 25 0 10 
3rd phase 
V30 30 0 SIN(O 6 50 00 130) 
R30 30 0 10 
V31 31 0 SIN(O 6 50 00 130) 
R31 31 0 10 
Ecomp3l 34 0 TABLE IG*(V(30,0)-V(12,0)))=(-I, -10) (1,10) 
Rout3l 34 0 10 
Ecomp32 35 0 TABLE IG*(V(12,0)-V(31,0)))=(-I, -10) (1,10) 
Rout32 35 0 10 
. 
TRAN 100us 120mS UIC 
. 
MODEL SWITCH VSWITCH 
. 
MODEL DIODE D(RS= I CJO=. IN) 
. PROBE V(41, O) I(R I) 
V(2,40) V(3,40) v(7,2) 
+ I(Rdc 1) V(1,40) V(40, O) V(2, O) 
END 
A. 2 SVC WITH TRIPLEN INJECTION PWM 
Voltage Source Inverter with Triplen Injection PWM 
. OPTIONS 
ABSTOL INA ITL4 20 ITL5 0 RELTOL. 01 
. PARAM 
G=100K DEL=356 T=f 10m/3) ; del - phase shift 
+ SEC=1356M/181 ; delay time due to phase shift 
delay set at 356 to prevent convergence problem 
if at -4 ; no waveforms at all 
for the first 4 degrees 
3 phase inverter 
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Cdc 1 150 140 1 IOOuFIC545 
Rdc 1 150 0.05 
Rdcll 1 140 44k 
LI 7 2 6.44mH 
L2 8 3 6.44mH 
L3 9 4 6.44mH 
RI 141 7 1.1 
R2 142 8 1.1 
R3 143 9 1.1 
VI 141 0 SIN(O 240 50 00 0) 
V2 142 0 SIN(O 240 50 00 -120) 
V3 143 0 SIN(O 240 50 00 120) 
D11 21 DIODE 
D12 140 2 DIODE 
S11 12 80 0 SWITCH 
S12 2 140 81 0 SWITCH 
D21 31 DIODE 
D22 140 3 DIODE 
S21 13 82 0 SWITCH 
S22 3 140 83 0 SWITCH 
D31 41 DIODE 
D32 140 4 DIODE 
S31 14 84 0 SWITCH 
S32 4 140 85 0 SWITCH 
********************************************************************* 
reference waveforms 
VIO 10 0 SIN(O 1 50 00 130+DEL I) 
RIO 10 0 10 
VII I1 0 SIN(O 1 50 00f -30+DEL)) 
RII 11 0 10 
V12 12 0 SIN(O 150 00 1-150+DEL 1) 
R12 12 0 10 
V13 13 0 SIN(O 1 50 00 1-2 1 O+DEL 1) 
R13 13 0 10 
V14 14 0 SIN(O 150 00 J-90+DEL I) 
R14 14 0 10 
V15 15 0 SIN(O 150 00f -270+DEL)) 
R15 15 0 10 
V17 17 0 SIN(O 150 00 1150+DEL 1) 
R17 17 0 10 
V18 18 0 SIN(O 150 00 190+DEL)) 
R18 18 0 10 
carrier frequency 
VTRI 19 0 PULSE(-9.999 9.999 0 250U 250U 100n 500.1U) 
RTRI 19 0 10 
triplen injection pwm 
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Istphase 
VPI 20 0 PULSE(O I I -SEC II e- 19 1 e- 19 ( T) 0.02) RPI 20 0 10 
VP2 21 0 PULSE(O I 1(2*T)-SEC I e- 19 1 e- 19 T) 0.02) 
RP2 21 0 10 
VP3 22 0 PULSE(O -I I Om-SEC I e- 19 1 e- 19 T) 0.02) 
RP3 22 0 10 
VP4 23 0 PULSE(O -I I om+(2*T)-SEC) I e- 19 1 e- 19 1 T) 0.02) 
RN 23 0 10 
ESI 24 0 VALUE= 1(2*V(l 0) - 1)*V(20)) 
ES2 25 24 VALUE = 1(2*V(l 1) - 1)*V(21)) 
ES3 26 25 VALUE = 1(2*V(12) - 1)*V(22)1 
ES4 27 26 VALUE= 1(2*V(l 3) - 1)*V(23)) 
VP5 28 27 PULSE(O I IT-SEC) le-19 le-19 IT) 0.02) 
VP6 29 28 PULSE(O -III Om+T-SEC II e- 19 1 e- 19 1T 10.02) 
R29 29 0 10 
E30 30 0 VALUE= I V(29)* 10) 
R30 30 0 10 
2nd phase 
VPI 1 40 0 PU`LSE(O -I I T-SEC) I e- 19 1 e- 19 1 T) 0.02) 
RPI 1 40 0 10 
VP12 41 0 PULSE(O I 1(2*T)-SEC) le-19 le-19 IT) 0.02) 
RP12 41 0 10 
VP13 42 0 PULSE(O I 10m+T-SEC) le-19 le- 19 f T) 0.02) 
RP13 42 0 10 
VP14 43 0 PULSE(O -I I Om+(2*T)-SEC II e- 19 1 e- 19 1T0.02) 
RP14 43 0 10 
ESI 1 44 0 VALUE =1 (2*V(10) - 1)*V(40)1 
ES 12 45 44 VALUE= 1(2*V(14) - 1)*V(4 1)) 
ES13 46 45 VALUE= 1 (2*V(l 2) - 1)*V(42)) 
ES 14 47 46 VALUE =1 (2*V(15) - 1)*V(43)1 
VP15 48 47 PULSE(O I (10m-SEC) le-20 le-19 IT) 0.02) 
VP16 49 48 PULSE(O - II -SEC 11 e- 19 1 e- 19 1 T) 0.02) 
R49 49 0 10 
E50 50 0 VALUE V(49)* 10 
R50 50 0 10 
3rd phase 
VP21 60 0 PULSE(O I [-SEC) le-19 le-19 IT) 0.02) 
RP21 60 0 10 
VP22 61 0 PULSE(O -I I T-SEC II e- 19 1 e- 19 1 T) 0.02) 
RP22 61 0 10 
VP23 62 0 PULSE(O -I II Om-SEC II e- 19 1 e- 19 1 T) 0.02) 
RP23 62 0 10 
VP24 63 0 PULSE(O I I 10m+T-SEC) le-19 le-19 IT) 0.02) 
RP24 63 0 10 
ES21 64 0 VALUE= 1(2*V(l 8) - 1)*V(60)1 
ES22 65 64 VALUE = 1(2*V(l 1) - 1)*V(61)) 
ES23 66 65 VALUE = 1(2*V(14) - 1)*V(62)) 
ES24 67 66 VALUE= 1(2*V(l 7) - 1)*V(63)1 
VP25 68 67 PULSE(O -1 ((2*T)-SECI le-19 le-19 ITI 0.02) 
VP26 69 68 PULSE(O III Om+(2*T)-SEC) I e- 19 1 e- 19 1T 10.02) 
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R69 69 0 10 
E70 70 0 VALUE V(69)* 10 
R70 70 0 10 
pwm for triplen iRiection 
ECOMPI 1 80 0 TABLE (G*(V(30)-V(19)))=(-I, O) (1,10) 
ROUT 11 80 0 10 
ECOMP21 81 0 TABLE [G*(V(19)-V(30)))=(-I, O) (1,10) 
ROUT21 81 0 10 
ECOMP12 82 0 TABLE IG*(V(50)-V(19)))=(-I, O) (1,10) 
ROUT12 82 0 10 
ECOMP22 83 0 TABLE (G*(V(19)-V(50))I=(-I, O) (1,10) 
ROUT22 83 0 10 
ECOMP13 84 0 TABLE IG*(V(70)-V(19))I--(-I, O) (1,10) 
ROUT13 84 0 10 
ECOMP23 85 0 TABLE (G*(V(19)-V(70)))=(-], O) (1,10) 
ROUT23 85 0 10 
TRAN IOOUS 120mS UIC 
MODEL SWITCH VSWITCH(von=8 voff= 1) 
MODEL DIODE D(RS= I CJO=. IN) 
PROBE V(141,0) V(1,140) V(2) V(2,3) l(RI) I(R2) I(Rdc) V(2,40) 
. END 
A. 3 PSPICE MODEL WITH EXTERNALLY GENERATED SWITCHING 
SIGNALS 
Active Power Filter With Modified Delta Modulation 
PARAM PERIOD=j 11501, DEG 1 20=1 1/(3*50) 1, DELAY=j 10), G=IOOK 
PARAM ALFA=I((30+DELAY)/180)*10ml, PULSE_WIDTH=O. lm 
OPTIONS ABSTOL IuA ITL4 40 ITL5 0 RELTOL. 05 
thyristor controlled load 
RLI 441 4117 0.01 
L11 4117 4114 0.9m 
RL2 442 4118 0.01 
L12 4118 4115 0.9m 
RU 443 4119 0.01 
L13 4119 4116 0.9m 
LD 4122 4121 25mH IC=45A 
RD 4120 4122 12 
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XTHYI 4114 4120 SCR PARAMS: TDLY=10+ALFAI ICGATE --2V 
vsensel 41114 4120 0 
XTHY3 4115 4120 SCR PARAMS: TDLY= IDEG120+ALFA) ICGATE =OV 
vsense3 41115 4120 0 
XTHY5 4116 4120 SCR PARAMS: TDLY= 1(2*DEG120)+ALFA) ICGATE =OV 
vsense5 41116 4120 0 
XTHY2 4121 4116 SCR PARAMS: TDLY= I (DEG I 20/2)+ALFA) ICGATE =OV 
vsense2 41117 4116 0 
XTHY4 4121 4114 SCR PARAMS: TDLY= 1(31, DEG120/2)+ALFAI ICGATE =OV 
vsense4 41118 4114 0 
XTHY6 4121 4115 SCR PARAMS: TDLY= 1(5*DEG120/2)+ALFAI ICGATE =2V 
vsense6 41119 4115 0 
V441 441 0 SIN(O 230 50 00 0) 
V442 442 0 SIN(O 230 50 00 -120) 
V443 443 0 SIN(O 230 50 00 120) 
. 
SUBCKT SCR 4101 4103 PARAMS: TDLY= I ms ICGATE=OV 
SW 4101 4102 453 0 switch 
VSENSE 4102 4103 OV 
RSNUB 4101 4104 200 
CSNUB 4104 4103 2uF 
VGATE 451 0 PULSE(O IVI TDLY) 00 (PULSE-WIDTH PERIOD 
RGATE 451 0 IMEG 
EGATE 452 0 TABLE I I(VSENSE)+V(45 1)) = (0.0,0.0) (0.1,1 -0) (1 . 0,1 . 0) 
RSER 452 453 1 
CSER 453 0 luF IC=IICGATE) 
. 
MODEL SWITCH VSWITCH(RON=0.01) 
. 
ENDS 
3 phase voltage source inverter 
Cdc 1 50 40 IIOOuF 
Rdc 11 50 0.01 
Ll 7 2 6.45mH 
L2 8 3 6.45mH 
L3 9 4 6.45mH 
RI 41 7 1.1 
R2 42 8 1.1 
R3 43 9 1.1 
VI 41 0 SIN(O 230 50 00 0) 
V2 42 0 SIN(O 230 50 00 -120) 
V3 43 0 SIN(O 230 50 00 120) 
S11 12 10 0 SWITCH 
S12 2 40 110 SWITCH 
S21 13 20 0 SWITCH 
S22 3 40 21 0 SWITCH 
S31 14 30 0 SWITCH 
S32 4 40 31 0 SWITCH 
JNC " sign92l. dat" 
RI 1 10 0 IK 
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E12 It 0 VALUE= I-I*V(10)+10) 
R12 11 0 IK 
-INC " sign922. dat" R20 20 0 lk 
E22 21 0 VALUE I *V(20)+ 101 
R22 21 0 lK 
JNC " sign923. dat" 
R30 30 0 lK 
E32 31 0 VALUE I *V(30)+ 10) 
R32 31 0 lK 
. 
MODEL SWITCH VSWITCH(ron=0.0 I von=8 voff=2) 
. 
MODEL DIODE D(RS=0.05 CJO=. IN) 
. TRAN IuI OOmS 0 50u uic TROBE V(41, O) V(1,40) V(1,2) V(2) V(2,3) I(R I) I(R2) I(R3) I(Rdc I) 
" V(l 0) V(20) v(l 1) v(30) v(42, O) v(43, O) I(S 11) I(S2 1) I(S3 1) 
" I(Lll) I(LI2) I(LI3) V(3,40) 
. 
END 
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APPENDIX B: C PROGRAM LISTINGS 
/** * **** * ** * ** **** **** *** ** *** * ** ** * ** **** ** * **** * ** **** ** ** ** * ** ** ** *** ** ** 
File svcpwm. c 
Function main program 
Modified: Mohd Fadzil Mohd Siam 
Nov 1995 
#include<math. h> 
#include<stdio. h> 
#define REF_PERIOD (double) 1/50 
#define CARRIER-PER (double)1/5000 
#define NUM-CYCLES (int)6 
#define MOD-INDEX (float)0.8 
#define PHASE-ANG (float)5 
double t[3500]; 
double p[35001; 
void maino 
I 
void create-pwl(); 
int pwm-sigo; 
double deadbando; 
int pwm-time; 
void plot-sigo; 
/* time for I cycle, 50 Hz 
/* sampling frequency, 5 kHz 
/* no. of cycles 
/* modulation index 
/* phase angle between V&I 
/* convert switching times to PWL for PSPICE 
/* compute switching times i. e on/off 
/* create ref. waveforms with deadband 
/* compute pwm times and return its duration 
int cycles=NUM-CYCLES; 
double pi = (double)4*atan(I. 0); 
double theta=(double)PHASE-ANG*pi/ 180; 
double T-ref=REF-PERIOD; 
double T-c=CARRIER-PER; 
float mod-index=MOD_INDEX; 
float phase=O; 
for Ist phase , angle--O 
pwm-time = pwm_sig(cycles, T_ref, T_C, mod-index, phase, theta); 
create_pwl("PWLFILEO. OUT", pwm-time, t, phase); 
/*printf(" %. 8f \n ", peak[l]); 
getcharo; */ 
plot-sig("SIGNALO. OUT", pwm-time, T-c, p, phase); 
printf(" phase = %g \n", phase); 
printf("press any key to continue"); 
getcharo; 
phase++; 
for 2nd phase, angle= 120 
pwrn - 
time = pwm-sig(cycles, T-ref, T-c, mod-index, phase, theta); 
create-pwl("PWLFILE2. OUT", pwm-time, t, phase); 
plot-sig("SIGNAL2. OUT", pwm-time, T-c, p, phase); 
printf(" phase = %g \n", phase); 
printf("press any key to continue"); 
getcharO; 
phase++; 
*1 
*1 
*1 
*1 
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for3rdphase, angle=- 120 
pwm-time = pwm-sig(cycles, T-ref, T_c, mod_index, phase, theta); 
create-pwl("PWLFILEI. OUT", pwm_time, t, phase); 
plot-sig(" SIGNAL LOUT", pwm_time, T_c, P, phase), 
getcharo; 
File sinusoid. c 
Function produce sinusoidal reference waveform 
Modified: Mohd FadzIl Mohd Siam 
Nov 1995 
#Include<stdio. h> 
#include<math. h> 
double deadband(P, phase, mod-index, T-c, T-ref, theta) 
double T-c, T-ref, theta; 
float mod-index, phase, P; 
double ang-freq, pl=(double)4*atan(I. 0); 
double Va, Vb, Vc, la, lb, Ic; 
double Vac, Vbc, Vcc; 
double d120, Vref, del; 
double fabso, sino; 
ang-freq = 2*pi/T-ref; 
d120 = 2*pi/3; 
del = 70*pi/ 180; 
Va = mod - 
index* si n(P*angireq *T-c + del); 
Vb = mod - 
index *si n(P*ang-freq *T-c + del - d120); 
Vc = mod-index*sin(P*ang-freq*T-c + del + c1120); 
if(phase==O) Vref = Va; 
if(phase==I) Vref = Vc; 
if(phase==2) Vref = Vb; 
printf("phase = %g \n", phase); 
printf("Vref = %g \n", Vref); */ 
return(Vref); 
File pwm-sig. c 
Function calculate switching times 
Modified: Mohd Fadzil Mohd Siam 
Nov 1995 
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#include<stdio. h> 
#include<math. h> 
extern double t[35001, p[3500]; 
int pwm-sig(cycles, T-ref, T_c, mod-index, phase, theta) 
int cycles; 
double T-ref, T-c, theta; 
float phase, mod-index; 
I 
float N; 
float P, on, off; 
double deadbando; 
for(N=O; (N/2*T-c)<(cycles*T_ref); N=N+2) 
I 
P=(float) N/2; 
on=(float) T_c/4*(I. O - deadband(P, phase, mod-index, T_c, T-ref, theta)); 
t[N+ I ]=(double) P*T-c + on; 
p[N+ I] =deadban d(P, p hase, mod-i n dex, T-c, T-ref, theta); 
P=P+0.5; 
off=(float) T_c/4*(I. O - deadband(P, phase, mod-index, T_c, T-ref, theta)); 
t[N+2]=(double) (P+0.5)*T 
-c- off; 
p[N+21=deadband(P, phase, mod-index, T-c, T-ref, theta); 
1* 
printf(" off= %g \n", p[ I]); 
getcharo; 
return(P); 
I 
File plot - sig. c Function store reference waveform for PSPICE 
Modified: Mohd Fadzil Mohd Siam 
Nov 1995 
#include <stdio. h> 
#include <math. h> 
void plot-sig( f-narne, length, T-c, max, phase) 
char Lnarne[]; 
int length; 
double max[], T-c; 
float phase; 
I 
FILE *fopeno; 
int fcloseO, a; 
FILE *stream; 
double tl; 
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stream=fopen(f-name, "w"), 
if (phase==O) fprintf (stream, "V 100 10 0 PWL ( \n"); /* create 
if (phase== 1) fprintf (stream, "V300 20 0 PWL ( \n"); /* file 
if (phase==2)fprintf (stream, "V20030OPWL(\n"); /* headers 
for (a= I; a<(2*length); a=a+1) 
I 
tI =a*T-c/2; 
fprintf (stream, " + %. 8f %. 8f \n ", t I, max[a]); 
1* 
printf(" value = %d \n", a); 
printf(" max = %f \n", t2); 
getcharO; 
I 
tprintf (stream, " 
fclose (stream); 
return; 
I 
File deadband. c 
Function produce deadband reference waveform 
Modified: Mohd Fadzil Mohd Siam 
Nov 1995 
#include<stdio. h> 
#include<math. h> 
double deadband(P, phase, mod-index, T-c, T-ref, theta) 
double T-c, T-ref, theta; 
float mod-index, phase, P; 
double ang-freq, pi=(double)4*atan(I -0); 
double Va, Vb, Vc, la, 1b, Ic; 
double Vac, Vbc, Vcc; 
double d 120, Vref, del; 
double fabso, sino, d60; 
double V 1, V2, ILI, IL2, IL3; 
angireq = 2*pi/T-ref; 
d120 = 2*pi/3; 
d60 pi/3; 
del -85*pi/180; 
la = sin(P*ang-freq*T-c + del + theta); 
Ib = sin(P*ang-freq*T-c + del + theta - d120); 
Ic = sin(P*ang-freq*T-c + del + theta +d 120); 
Va = mod-index*sin(P*angireq*T -c+ 
del); 
Vb = mod-index*sin(P*ang-freq*T_c + del - d120); 
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Vc = mod-index*sin(P*ang-freq*T-c + del +d 120); 
VI= sin(P*ang-freq*T-c); 
V2 = sin(P*ang-freq*T-c - d60); 
it I( (O<V I<0.866)&&(O<V2<0.866) 
I 
ILI =0; 
IL2 = -sin(P*ang_freq*T-c + d60); 
IL3 = -IL2; 
I 
if( (VI >0.866)&&(O<V2<0.866) 
I 
ILI = sin(P*ang-freq*T-c); 
IL2 = -ILI; 
IL3 = 0; 
I 
if( (O<V I <0.866)&&(V2>0.866) ) 
I 
ILI = sin(P*ang-freq*T-c - d60); 
IL2 = 0; 
IL3 = -ILI; 
if( (-0.866<V I <0)&&(O<V2<0.866) 
I 
ILI = 0; 
IL2 = -sin(P*ang-freq*T_c + d60); 
IL3 = -IL2; 
I 
if( (V I<-0.866)&&(-0.866<V2<0) 
I 
ILI = sin(P*angjreq*T-c); 
IL2 = ILI; 
EL3 = 0; 
I 
if( (-0.866<VI<O)&&(V2<-0.866) 
I 
ILI = sin(P*angireq*T-c - d60); 
IL2 = 0; 
IL3 = -ILI; 
I 
if((Va>Vb)&&(Vb>Vc)) 
I 
if( fabs(la)>fabs(Ic) 
I 
Vac = 1.0; 
Vbc = 1.0-(Va-Vb); 
Vcc = 1.0-(Va-Vc); 
else 
1 
Vcc = -1.0; Vac =-1.0+(Va-Vc); 
Vbc =-1.0+(Vb-Vc); 
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if( (Va>Vc)&&(Vc>Vb) ) 
if( fabs(la)>fabs(lb) 
I 
Vac = 1.0; 
Vbc = 1.0-(Va-Vb); 
Vcc = 1.0-(Va-Vc); 
else 
Vbc = -1.0; 
Vac = - 1.0+(Va-Vb); 
Vcc = 
I 
- 1.0+(Vc-Vb); 
if((Vb>Va)&&(Va>Vc)) 
I 
if( fabs(lb)>fabs(Ic) 
I 
Vbc = 1.0; 
Vac = 1.0-(Vb-Va); 
Vcc = 1.0-(Vb-Vc); 
else 
I 
Vcc 1.0; 
Vac 1.0+(Va-Vc); 
Vbc 1.0+(Vb-Vc); 
I 
if((Vb>Vc)&&(Vc>Va)) 
I 
if( fabs(lb)>fabs(la) 
I 
Vbc = 1.0; 
Vac = 1.0-(Vb-Va); 
Vcc = 1.0-(Vb-Vc); 
else 
I 
Vac 1.0; 
Vbc = 1.0+(Vb-Va); 
Vcc = 1.0+(Vc-Va); 
if((Vc>Va)&&(Va>Vb)) 
I 
if( fabs(Ic)>fabs(lb) 
I 
Vcc = 1.0; 
Vac = 1.0-(Vc-Va); 
Vbc = 1.0-(Vc-Vb); 
else 
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Vbc =-1.0; 
Vac =-1.0+(Va-Vb); 
Vcc =-1.0+(Vc-Vb); 
if( (Vc>Vb)&&(Vb>Va) 
I 
if( fabs(lc)>fabs(la) 
I 
Vcc = 1.0; 
Vac = 1.0-(Vc-Va); 
Vbc = 1.0-(Vc-Vb); 
else 
Vac -1.0; 
Vcc - 1.0+(Vc-Va); 
Vbc - 1.0+(Vb-Va); 
if(phase==O) Vref = ILI; 
if(phase==I) Vref = IL3; 
if(phase==2) Vref = 11-2; 
printf("phase = %g \n", phase); 
printf("Vref = %g \n", Vref); */ 
return(Vref); 
File crt -PwI. c Function convert switching times to PWL for PSPICE 
Modified: Mohd Fadzil Mohd Siam 
Nov 1995 
#include <stdio. h> 
ffinclude <math. h> 
void create-pwl( f-name, length, c, phase) 
char f-name[]; 
int length; 
double 41; 
float phase; 
f 
FILE *fopenO; 
int fcloseo, n, P I, P2; 
FILE *stream; 
double tl, t2, Tr, Tmin; 
Tr =I OOe- 9; /* rise time for PWL 
Tmin = 2e-6; /* min. on time 
PI =: 0; switching 
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P2 = 10; P-I signals 
stream =fopen (f-n ame, " w"); 
if (phase==O) fprintf (stream, "V 10 10 0 PWL \n"); P create 
if (phase== 1) fprintf (stream, "V30 30 0 PWL \n"); /* file 
if (phase==2)fprintf (stream, "V2020OPWL(\n"); PI headers 
C[01=-5*Tr; 
for (n=I; n<=2 *length; n=n+1) 
printf("value of Tr %g W'jr); 
getcharo; 
if ( ((c[n+l]-c[n])>Tmin)&&((c[n]-c[n-1])>Tmin)) 
f 
tl = c[n]; 
t2 = c[n]+Tr; 
fprintf (stream, " + %. 8f %d \n tl, PI); 
fprintf (stream, " + %. 8f %d \n t2, P2); 
printf(" t2 = %. 8e \n", t2); 
getcharo; 
n++; 
printf("value of n %d \n", n); 
if ( ((c[n]-c[n-1])>Tmin)&&((c[n+l]-c[n])>Tmin)) 
I 
tl = c[n]; 
t2 = c[n]+Tr; 
fprintf (stream, " + %. 8f %d \n", tl, P2); 
fprintf (stream, " + %. 8f %d \n", t2, PI); 
I 
fprintf (stream, " 
fclose (stream); 
return; 
I 
126 
APPENDIX C: MATLAB/SIMULINK M-FILES 
C. 1 M-FILES FOR VSI MODEL 
function [sys, xO]=activfil(t, x, u, flag) 
% using state space approach to model % 
%3 phase inverter % 
% filename : activfi3. m % 
if nargin==O 
sys=[3,0,4,6,0,1]; 
end 
% Define variab 9-C es 
RI = 1.1; 
L= 6.45E-3; 
R2 = 1.1; 
C= I IOOE-6; 
R3 = 1.1; 
% u(4), u(5), u(6) are Sa, Sb, Sc respectively. 
%I- upper switch is on 
%A- lower switch is on 
if abs(flag)== I 
if u(4)==1 
if u(5)==l 
if u(6)==l 
A=[«-2*R2)-RI)/(3*L) (-RI+R3)/(3*L) 
(R2-RI)/(3*L) (-(2*R3)-RI)/(3*L) 0; 
00 0]; 
B=[-1/(3*L) 2/(3*L) -1/(3*L) 000; 
-1/(3*L) -1/(3*L) 2/(3*L) 000; 
00000 0]; 
else 
end 
elseif u(5)= 
0; 
A=[((-2*R2)-Rl)/(3*L) (R3-Rl)/(3*L) - 1/(3 *L); 
(-RI+R2)/(3*L)((-2*R3)-Rl)/(3*L) 2/(3*L); 
0 -1/c 0 1; 
B=[-I/(3*L) 2/(3*L) 
1/(3 *L) - 1/(3 *L) 
000 
-1/(3*L) 000; 
2/(3 *L) 000; 
0001; 
if u(6)==l 
A=[((-2*R2)-R 1)1(3*L) (-RI+R3)/(3*L) 2/(3*L); 
(-RI+R2)/(3*L)((-2*R3)-Rl)/(3*L) -1/(3*L); 
A/C 00]; 
2/(3*L) -1/(3*L) 000; 
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-1/(3*L) -1/(3*L) 2/(3*L) 000; 
00000]; 
else 
A=[((-2*R2)-Rl)/(3*L) (R3-R])/(3*L) ]/(3*L); 
(R2-Rl)/(3*L) ((-2-IR3)-Rl)/(3*L) 1/(3-IL); 
-1/c -1/c 0 
B=[-I/(3*L) 2/(3*L) 
-1/(3*L) -1/(3*L) 
000 
end 
end 
end 
if u(4)==- I 
- 1/(3*L) 000; 
2/(3*L) 000; 
00 01; 
if u(5)==1 
if u(6)==1 
/(3*L) (-R]+R3)/(3*L) - 1/(3 *L); A=[((-2*R2)-RI) (R2-Rl)/(3*L) ((-2*R3)-Rl)/(3*L) -1/(3*L); 
I/C I/C 0 
B=[-1/(3*L) 2/(3*L) -1/(3*L) 000, 
-1/(3*L) -1/(3*L) 2/(3*L) 000; 
00000 0]; 
else 
A=[((-2*R2)-Rl)/(3*L) (R3-Rl)/(3*L) -2/(3*L); 
(-RI+R2)/(3*L) ((-2*R3)-Rl)/(3*L) 1/(3*L); 
I/C 00 
B=[-I/(3*L) 2/(3*L) 
-1/(3*L) -1/(3*L) 
000 
-1/(3*L) 000; 
2/(3 *L) 000, 
00 0]; 
end 
elseif u(5)==- I 
if u(6)==1 
A=[((-2*R2)-Rl)/(3*L) (-RI+R3)/(3*L) 1/(3 *L); 
(R2-Rl)/(3*L) ((-2*R3)-Rl)/(3*L) -2/(3*L); 
0 I/C 0 
B=[-1/(3*L) 2/(3*L) -1/(3*L) 000; 
-1/(3*L) -1/(3*L) 2/(3*L) 000; 
00000 0]; 
else 
A=[«-2*R2)-RI)/(3*L) (R3-RI)/(3*L) 0; 
(R2-RI)/(3*L) «-2*R3)-RI)/(3*L) 0; 
000]; 
B=[-I/(3*L) 2/(3*L) 
-1/(3*L) -1/(3*L) 
000 
end 
end 
end 
- 1/(3 *L) 000; 
2/(3 *L) 000; 
00 0]; 
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sys=A*x + B*u, 
elseif flag==3 
C=[-l A 0; 
100; 
010; 
00 11; 
sys=c*x; 
elseif flag==O 
sy s= [ 3,0,4,6,0,1 ]; 
else 
Sys=[]; 
end 
C. 2 M-FILES FOR DEADBAND PWM 
function [sys, xO]=dband I (t, x, u, flag) 
% program to implement cleadband pwm % 
% dbandl. m % 
if flag == 3 
% Return system outputs: 
% U(I) - wt 
% u(2) - modulation depth 
% u(3) - phase angle control 
% u(4) - triangular carrier waveform 
if (u(3)>O) 
theta=(-pi/2)+u(3); 
else 
theta=(pi/2)+u(3); 
end 
dl20=2*pi/3; 
VI=240*sin(u(l)); 
V2=240*sin(u(l)-d 120); 
V3=240*sin(u(l)+d 120); 
la=sin(u(l)+u(3)+theta); 
lb=sin(u(l)+u(3)+theta-d 120); 
lc=sin(u(l)+u(3)+theta+d 120); 
if t<O. I 
m=u(2); 
else 
m=0.7; 
end 
Va--m*sin(u(l)+u(3)); 
Vb=m*sin(u(l)+u(3)-d 120); 
129 
Vc=m*sin(u(l)+u(3)+d 120); 
if (Va>Vb) & (Vb>Vc) 
if abs(la)>abs(Ic) 
Vac--I; 
Vbc=l-(Va-Vb); 
Vcc=l-(Va-Vc); 
else 
Vcc=- 1; 
Vac=- I +(Va-Vc); 
Vbc=- I +(Vb-Vc); 
end 
elseif (Va>Vc) & (Vc>Vb) 
if abs(la)>abs(lb) 
Vac= 1; 
Vbc= I -(Va-Vb); 
Vcc= I -(Va-Vc); 
else 
Vbc=- 1; 
Vac=- I +(Va-Vb); 
Vcc=- I +(Vc-Vb); 
end 
elseif (Vb>Va) & (Va>Vc) 
if abs(lb)>abs(Ic) 
Vbc= 1; 
Vac=l-(Vb-Va); 
Vcc=l-(Vb-Vc); 
else 
Vcc=- 1; 
Vac=- I +(Va-Vc); 
Vbc=- I +(Vb-Vc); 
end 
elseif (Vb>Vc) & (Vc>Va) 
if abs(lb)>abs(la) 
Vbc=l; 
Vac=l-(Vb-Va); 
Vcc=l-(Vb-Vc); 
else 
Vac=- 1; 
Vbc=- I +(Vb-Va); 
Vcc=- I +(Vc-Va); 
end 
elseif (Vc>Va) & (Va>Vb) 
if abs(Ic)>abs(lb) 
Vcc= 1; 
Vac= I -(Vc-Va); 
Vbc=l-(Vc-Vb); 
else 
Vbc=- 1; 
Vac=- I +(Va-Vb); 
Vcc=- I +(Vc-Vb); 
end 
else 
if abs(Ic)>abs(la) 
Vcc= 1; 
Vac=l-(Vc-Va); 
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Vbc= I -(Vc-Vb); 
else 
Vac=- 1; 
Vcc=- I +(Vc-Va); 
Vbc=- I +(Vb-Va); 
end 
end 
if Vac>u(4) 
Sl=l; 
else 
Sl=-I; 
end 
if Vbc>u(4) 
S2= 1; 
else 
S2=- 1; 
end 
if Vcc>u(4) 
S3=1; 
else 
S3=- 1; 
end 
sys=[V 1, V2, V3, S 1, S2, S3]; 
elseif flag==O 
sys=[0,0,6,4,0,1]; 
end 
C. 3 M-FILES FOR P AND Q DETECTION 
function [sys, xo]=detect(t, x, u, flag) 
% file name = detect Lm 
% M-file to transform, detect and compensate reactive power 
" Inputs are 3 phase voltage and current waveforms 
" Output is calculated P and Q 
if flag ==3 
% return system output 
T=[l -1/2 - 1/2; 
0 sqrt(3)/2 -sqrt(3)/2]; 
V [u(4); u(5); u(6)1; 
e sqrt(2/3)*T*V; 
el=e(l); 
e2=e(2); 
A= [u(I); u(2); u(3)]; 
i= sqrt(2/3)*T*A; 
il=i(l); 
i2=42); 
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power=[e I e2; -e2 eI 
Power=power*i; 
q= power(2); 
p= power( 1); 
sys=[p, q, u( I ), u(2), u(3), u(4), u(5), u(6)1; 
elself flag==O 
sys=[0,0,8,6,0,1 
end 
*** ** ** ** ** ** ***** **** ** ****** ** *** ***** ** **** ** **** ** ** ** ** ** ** **** ** 
function [sys, xO]=detect(t, x, u, tlag) 
" file name = detect23. m 
" M-file to transform, detect and compensate reactive power 
" Inputs are 3 phase current and voltage waveforms 
% and filtered p and q 
% Output is compensated source current 
if flag ==3 
% return system output 
T=[l -1/2 - 1/2; 
0 sqrt(3)/2 -sqrt(3)/2]; 
V [u(6); u(7); u(8)1; 
e sqrt(2/3)*T*V; 
el=e(l); 
e2=e(2); 
A= [u(3); u(4); u(5)1; 
i sqrt(2/3)*T*A; 
12=i(2); 
p U(I); 
q u(2); 
T T; 
Tl =[ el e2; 
-e2 el]; 
Tl = inv(TI); 
icomp=sqrt(2/3)*T*Tl * [p; ql; 
is= A-icomp; 
Sys= [icomp(l), icomp(2), icomp(3)1; 
elseif flag==O 
sys=[0,0,3,8,0,11; 
end 
CA M-FILES FOR APF SLIDING MODE CONTROL 
function [sys, xO]=slide(t, x, u, flag) 
program to implement sliding mode switching control 
% 
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% slidel. m % 
% determine switching from info % 
% Ud, Uq, Ed, Eq and angle(deg) % 
if flag == 
% find angle 
theta=u(20); 
angl e=(si n (theta)); 
angle 1=(cos(theta)); 
if angle>O 
if angle I >0 
deg=asin(angle); 
deg--deg* I 80/pi; 
else 
deg=acos(anglel); 
deg=(deg*180/pi); 
end 
else 
if angle I >0 
deg=acos(anglel); 
deg=360-(deg* I 80/pi); 
else 
deg=as in (angle); 
deg= I 80-(deg* I 80/pi); 
end 
end 
deg I =atan(abs(u(22)/u(2 1)))* 1 80/pi; 
if u(2 1>0 
if u(22>0 
deg2=degl; 
else 
deg2=360-degl; 
end 
else 
if u(22)>O 
deg2= I 80-deg 1; 
else 
deg2=180+degl; 
end 
end 
extra=O; 
% find true displacement angle from Ud, Uq and wt 
deg=deg+degl; 
ifdeg>=360 
deg=deg-360; 
end 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
% Return system outputs 
% First, find component values: 
if u(7)>0.9 I u(7)<-0.9 
T=H -1/2 - 1/2; 
0 sqrt(3)/2 -sqrt(3)/21; 
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Tl= [ cos(theta) sin(theta); 
-sin(theta) cos(theta)]; 
linject = [u(4); u(5); u(6)]; 
Iref = sqrt(2/3)*T I *T*Iinject; 
lactual = [u(8); u(g); u( 10)]; 
lact = sqrt(2/3)*T I *T*Iactual; 
E= Iref - lact; 
Ed = -E(l); 
Eq = -E(2); 
if Ed>O 
if Eq>O 
if (deg>(30+extra) & deg<(90+extra)) 
Sl=l; S2=1; S3=-I; 
elseif (deg>(90+extra) & deg<(150+extra)) 
Sl=-I; S2=1; S3=-I; 
elseif (deg>(150+extra) & deg<(210+extra)) 
Sl=-I; S2=1; S3=1; 
elseif (deg>(210+extra) & deg<(270+extra)) 
Sl=-]; S2=-I; S3=1; 
elseif (deg>(270+extra) & deg<(330+extra)) 
Sl=l; S2=-I; S3=1; 
else 
Sl=l; S2=-I; S3=-I; 
end 
else 
if (deg>(30+extra) & deg<(90+extra)) 
SI=1; S2=- 1; S3=- 1; 
elseif (deg>(90+extra) & deg<(150+extra)) 
Sl=l; S2=1; S3=-I; 
elseif (deg>(150+extra) & deg<(210+extra)) 
Sl=-I; S2=1; S3=-I; 
elseif (deg>(210+extra) & deg<(270+extra)) 
Sl=-I; S2=1; S3=1; 
elseif (deg>(270+extra) & deg<(330+extra)) 
Sl=-I; S2=-]; S3=1; 
else 
SI=1; S2=- 1; S3= 1; 
end 
end 
else 
if Eq>O 
if (deg>(30+extra) & deg<(90+extra)) 
Sl=-I; S2=1; S3=-I; 
elseif (deg>(90+extra) & deg<(] 5 O+extra)) 
SI =- 1; S2= 1; S3= 1; 
elseif (deg>(] 50+extra) & deg<(21 O+extra)) 
SI =- 1; S2=- 1; S3= 1; 
elseif (deg>(210+extra) & deg<(270+extra)) 
Sl=l; S2=-I; S3=1; 
elseif (deg>(270+extra) & deg<(330+extra)) 
Sl=l; S2=-I; S3=-I; 
else 
Sl=l; S2=1; S3=-l; 
end 
else 
if (deg>(30+extra) & deg<(90+extra)) 
SI =- 1; S2=- 1; S3= 1; 
elseif (deg>(90+extra) & deg<(150+extra)) 
Sl=]; S2=-I; S3=1; 
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elseif (deg>(150+extra) & deg<(210+extra)) 
SI=1; S2=- 1; S3=- 1; 
elseif (deg>(210+extra) & deg<(270+exti-a)) 
SI=1; S2= 1; S3=- 1; 
elseif (deg>(270+extra) & deg<(330+extra)) 
SI =- 1; S2= 1; S3=- 1; 
else 
SI =- 1; S2= 1; S3= 1; 
end 
end 
end 
else 
Sl=u(14); 
S2=u(I 5); 
S3=u(I 6); 
Ed=u(I 7); 
Eq=u(I 8); 
deg=u(I 9); 
end 
sys=[u(I), u(2), u(3), S 1, S2, S3, Ed, Eq, deg2l; 
elseif flag==O 
sys=[0,0,9,22,0, I ]; 
end 
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APPENDIX D -, SCHEMATIC DIAGRAMS FOR XILINX DESIGN 
D. 1 STATE MACHINE FOR DSP/XILINX CONTROL 
z 
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D. 2 XILINX FPGA DESIGN FOR SVC 
z 
cc 
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D. 3 XILINX FPGA DESIGN FOR APF 
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APPENDIX E: DSP PROGRAM LISTINGS 
E. 1 MEMORY MAPPING AND DATA STORAGE 
** **** *** * ***** * *** **** ****** * 
Memory Mapping and Sytem Variables 
for MOTOROLA DSP 96002 
P program memory 
0-3FF 
400- 1 FF 
2000-3FFF 
4000-FFFFFFFE 
X data memory 
O-IFF 
200-3FF 
400-7FF 
800- 1 FFF 
2000-3FFF 
PPPPPF80-FFFFFFFF 
Y data memory 
O-IFF 
200-3FF 
400-7FF 
800-IFFF 
2000-3FFF 
4000-FFFFFF7F 
FFFFFF80-FFFFFIýFF 
internal program RAM 
not mapped 
external RAM on port A 
external byte-wide eprom on port A 
internal data RAM used for system variables 
non-existent internal memory 
internal cosine ROM (full cycle) 
not mapped 
external RAM on port B (shared with Y memory) 
not mapped 
internal data RAM used for stack (R7) 
non-existent internal memory 
internal sine ROM (full cycle) 
not mapped 
external RAM on port B (shared with X memory) 
not mapped 
external 1/o 
storage locations 
X: $10 Vr x: $13 Irload x: $51 Vrfiltered 
X: $11 Vy x: $14 lyload x: $52 Vyfiltered 
x: $12 Vb x: $15 Ibload x: $53 Vbfiltered 
x: $16 Ealfa x: $l APx: $ID Aalfa 
x: $17 Ebeta x: $IB Q x: $IE Balfa 
X: $18 lalfa x: $IC P-Pfiltered x: $54 Irfiltered 
X: $19 lbeta 
x: $20.. x: $38 coeff. for 8th/lOth order IIR filter 
y: $2000.. 200e location for d(i, n-2), d(i, n- 1) .. etc 
x: $3EFF.. 3FFE location for arctan lookup table 
x: $3FFF true value of angle (Uq/Ud) 
x: $40 lacomp x: $43 lainject x: 
$46 Vdc 
x: $41 Ibcomp x: $44 Ibinjetc x: 
$47 Vinmax (A) 
x: $42 Iccomp x: $45 Icinject x: 
$48 Vinmax (B)- peak value 
(previous sw) (current sw) 
x: $55 switch] x: $58 tem p-s wI x: 
$61 Varesistor 
x: $56 switch2 x: 
$59 temp-sw2 
x: $57 switch3 x: 
$60 temp-sw3 
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x: $63 Isupply 1 x: $66 swdac 1 OH swl-eq 
x: $64 Isupply2 x: $67 swdac2 x: $6A sw2-eq 
x: $65 Isupply3 x: $68 swdac3 x: $6B sw3-eq 
x: $6C pwm-only 
x: $6D pwm-eq 
x: $70 lacomp-lainject 
x: $71 Ibcomp-lbinject 
x: $72 Iccomp-Icinject 
x: $73 Iaload-lainject 
x: $74 Ibload-lbinject 
x: $75 Icload-Icinject 
the following locations for sliding mode control 
x: $77 prev value of Vr x: $7A current sine 
x: $78 counter x: $7B pointer for sine/cosine table 
x: $79 max value of counter 
X: $80 Iref - alpha x: $84 linj - alpha x: $88 Ed 
X: $81 Iref - beta x: $85 Iinj - beta x: $89 Eq 
x: $82 Iref-d x: $86 Iinj-d 
x: $83 Iref-q x: $87 linj-q 
x: $8A d-Irefd 
x: $8B d-Irefq 
x: $8C previous Irefd x: $93 previoud d-Irefd 
x: $8D previous Irefq x: $94 previous d-Irefq 
x: $8E Ud x: $90 Uq/TJd 
x: $8F Uq x: $91 angle (arctan Uq/Ud) 
x: $92 current pointer for true angle 
E. 2 SVC CONTROL - SINUSOIDAL / DEADBAND PWM 
Assembly language program for DSP96002 to: 
1. set up the initialization routine 
2. transfer data from memory to dsp 
3. generate PWM reference waveform 
ipr equ $FFFFFFFF address of Interrupt Priority Register 
psr equ $FFFFFFFC address of 
Port Select Register 
bcra equ $FFFFFFFE address of Port A Bus Control Register 
bcrb equ $FFFFFFFD address of Port B Bus Control 
Register 
inport I equ $FFFFFF90 I st input port 
inport2 equ $FFFFFF91 2nd input port 
outpoirt I equ $FFFFFF92 
I st ouput port 
outport2 equ $FFFFFF93 
2nd output port 
adcmask equ $FFF 
ad2047 equ $7ff ; 
(825)2047+41 (due to filter offset) 
ip-data equ $10 ; for storage 
ph-angle equ 8.0 
mod_index equ 0.7 
out_clr equ 
$1COO 
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out-r equ $0000 ; decoder signal 
out-Y equ $0400 ; for Xilinx 
out-b equ $0800 
store-r equ $17 ; reference for I st phase 
store-y equ $18 ; reference for 2nd phase 
store-b equ $19 ; reference for 3rd phase 
main 
org p: $0 jump from reset to start 
imp $1 FF of initialization 
nop 
org p: $8 ; IRQA 
jsr $2000 ; jump to service routine 
nop 
org x: $0 
setup-regs ds 6 
org x: setup-regs 
dc $18100 PSR 
dc $20OA0000 ; BCRA 
dc $20OA0000 ; BCRB 
dc $66 ; IPR 
dc $00000000 ; SR (interrupt level priority) 
org p: $IFF ; starting address for initialisation 
move #ph-angle, d5. s ; phase angle for leading/lagging VAr 
move #360.0, d2. s 
fseedd d2, d2 ; approx of 1/360 (8 bits accuracy) 
frnpy. s d5, d2, d5 #1024.0, d2. s ; angle/360 
fmpy. s d5, d2, d5 ; angle/360 * 1024 convert degree to step 
move #$500, dO. l ; set the ref. at cos 90 
float. s dO ; convert to floating point 
fadd. s d5, dO ; add with delay 
move dO. s, d5. s 
int d5 
move d5.1, x: $ I fe ; ref in integer (for r) 
move dO. s, x: $Iff ; ref in floating pt (for d) 
move #O, d3.1 
add d3, d5 
move d5.1, x: $Ifc another reference 
move #0.0, d3. s pointer for sine/cosine 
fadd. s d3, dO lookup table 
move dO. s, x: $ I fd 
move x: $1 fe, r2 ; ref in integer (for r) 
move x: $ I ffdO. s ; ref in floating pt (for d) 
move x: $1 fc, r3 ; ref in integer (for r) 
move x: $Ifd, d5. s ; ref in floating pt (for d) 
move #$2000, r4 
move #$2800, r5 ; storage for Vref 
move #$3600, r6 
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move #setup-regs, rO 
move #$8, omr 
movep x: (rO)+, x: psr 
movep x: (rO)+, x: bcrb 
movep x: (rO)+, x: bcra 
movep x: (rO)+, x: ipr 
move x: (rO), sr 
move #ip-data, r I 
movep #O, y: outport2 
movep #$ 1 000, y: outport2 
loop 
jMP loop 
; set operating mode register 
; set up relevant 
; control registers 
; IRQA ipl=2 -ve edge 
; starting add. for storage 
clear o/p port 2 
set DSPRD enabling line conversion 
interrupt service routine for IRQA 
org p: $2000 
clr dl. 1 
Isl #9, dl. 1 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 
and d3.1, d2.1 
move #ad2047, d3.1 
sub d3, d2 
float. s d2 
move d2. s, x: (rl) 
fbmi minus 
move x: (r2), d4. s 
fneg. s M 
move #mod - index, 
d6. s 
fmpy. s d6, d4, d4 
move d4. s, x: $28 
move #ph-angle, d3. s 
move #1.0, d4. s 
fmpy. s d3, d4, d3 
fbmi lead-R I 
lag_R I move y: (r2), d4. s 
fneg. s M 
move d4. s, x: $32 
jmp nextJ 
lead-R I move y: (r2), d4. s 
, move d4. s, x: $32 
next- I 
move # 17 1.0, d4. s 
fadd. s dO, d4 
int d4 
move d4.1, rO 
nop 
move x: (rO), d4. s 
move #mod-index, d6. s 
fmpy. s d6, d4, d4 
move d4. s, x: $29 
move #ph-angle, d3. s 
move #I O, d4. s 
; ready to transfer data 
I 
; mask wanted bits only (12 Isb) 
; shift down for bipolar 
; operation 
; store data of V from transducer 
jump if -ve to minus 
; store ref. from cos ROM 
; multiply by 
; modulation index 
; determine the required 
; phase angle control 
I st phase lagging VAr 
compensation 
I st phase leading VAr 
compensation 
; yellow - 120 
; correct position at cos ROM 
; change to integer 
; sin - 120 = cos 150 
; prevent pipelining error 
; retrieve cos 150 
; multiply by 
; modulation index 
; determine the required 
; phase angle control 
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fmpy. s d3, d4, d3 
fbmi lead-Y I 
lag-Y I move y: (rO), d4. s 2nd phase lagging VAr 
move d4. s, x: $33 compensation 
jmp next-2 
lead-Y I move y: (rO), d4. s 2nd phase leading VAr 
fneg. s d4 compensation 
move d4. s, x: $33 
next-2 
move #85.0, d4. s ; blue +120 
fadd. s dO, d4 ; sin 120 
int d4 
move d4.1, rO 
nop ; prevent pipelining error 
move y: (rO), d4. s ; retrieve sin 120 
move #mod-index, d6. s ; multiply by 
fmpy. s d6, d4, d4 ; modulation index 
move d4. s, x: $30 
move #ph-angle, d3. s ; determine the required 
move #1.0, d4. s ; phase angle control 
fmpy. s d3, d4, d3 
fbmi I ead-B I 
I ag-B I move x: (rO), d4. s ; 2nd phase lagging VAr 
fneg. s d4 ; compensation 
move d4. s, x: $34 
jmp next-3 
lead-B 1 move x: (rO), d4. s ; 2nd phase leading VAr 
move d4. s, x: $34 ; compensation 
next 
move #5.23266, d3. s ; orig 5.24288 (5.23266) 
fadd. s d3, dO 
move dO. s, d3. s ; point to next location 
int 0 
move d3.1, r2 
move x: $Ifc, r3 
move x: $ I fd, d5. s ; reset the 'minus' condition 
move r2, d3.1 
jmp meet-I 
minus move x: (r3), d4. s ; store ref. for Vr 
move #mod - 
index, d6. s ; multiply by 
fmpy. s d6, d4, d4 ; modulation index 
move d4. s, x: $28 
move #ph-angle, d3. s 
move #1.0, d4. s 
fmpy. s d3, d4, d3 
fbmi lead 
- 
R2 
lag_R2 move y: (r3), d4. s 
move d4. s, x: $32 
jmp next-4 
lead-R2 move y: (r3), d4. s 
fneg. s d4 
move d4. s, x: $32 
next_4 
move # 17 1.0, d4. s ; same as above but negate 
fadd. s d5, d4 
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lag-Y2 
lead-Y2 
next-5 
lag-B2 
lead-B2 
next-6 
meet-I 
int d4 
move d4.1, ro 
nop ; prevent pipelining error 
move x: (rO), d4. s 
fneg. s d4 
move #mod-index, d6. s ; multiply by 
fmpy. s d6, d4, d4 ; modulation index 
move d4. s, x: $29 
move #ph-angle, d3. s 
move #1.0, d4. s 
fmpy. s d3, d4, d3 
fbmi lead-Y2 
move y: (rO), d4. s 
fneg. s d4 
move d4. s, x: $33 
jmp next_5 
move y: (rO), d4. s 
move d4. s, x: $33 
move #85.0, d4. s 
fadd. s d5, d4 ; sarne as above but negate 
int d4 
move d4.1, rO 
nop ; prevent pipelining error 
move y: (rO), d4. s ; take ref from sin. rom 
fneg. s M ; negate value 
move #mod_index, d6. s ; multiply by 
fmpy. s d6, d4, d4 ; modulation index 
move d4. s, x: $30 
move #phangle, d3. s 
move #1.0, d4. s 
fmpy. s d3, d4, d3 
fbmi lead-B2 
move x: (rO), d4. s 
move d4. s, x: $34 
jmp next-6 
move x: (rO), d4. s 
fneg. s M 
move d4. s, x: $34 
move #5.23266, d3. s ; orig 5.24288 (5.23266) 
fadd. s d3, d5 
move d5. s, d3. s ; point to next location 
int 0 
move d3.1, r3 
move x: $ I fe, r2 
move x: $ I ffdO. s ; reset the 'plus' condition 
move r3, d3.1 
deadband PWM 
The position that points to sin. look-up table is stored in 
RO. R I, R2 so that this can be easily incremented. 
Remember that ref. sin must be stored in d2, d3 and d4 
The results will be stored in x: $21 - x: $26 
a-b a-c b-a b-c c-a c-b 
move #1.0, d3. s 
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move x: $28, d4. s 
move x: $29, d6. s 
fsub. s d6, d4 ; Va-Vb store in d4 
fsub. s d4, d3 ;I -(Va-Vb) store in 0 
move d3. s, x: $21 ; store result 
move #1.0, d3. s 
move x: $28, d4. s 
move x: $30, d6. s 
fsub. s d6, d4 ; Va-Vc store in d4 
fsub. s d4, d3 ;I -(Va-Ve) store in d3 
move d3. s, x: $22 ; store result in x: $22 
move #1.0, d3. s 
move x: $28, d4. s 
move x: $29, d6. s 
fsub. s d4, d6 ; Vb-Va store in d6 
fsub. s d6, d3 ; 1-(Vb-Va) store in 0 
move d3. s, x: $23 ; store in x: $23 
move #1.0, d3. s 
move x: $29, d4. s 
move x: $30, d6. s 
fsub. s d6, d4 ; Vb-Vc 
fsub. s d4, d3 ; 1-(Vb-Vc) 
move d3. s, x: $24 ; store in x: $24 
move #1.0, d3. s 
move x: $28, d4. s 
move x: $30, d6. s 
fsub. s d4, d6 ; Vc-Va 
fsub. s d6, d3 ; 1-(Vc-Va) 
move d3. s, x: $25 ; store in x: $25 
move #1.0, d3. s 
move x: $29, d4. s 
move x: $30, d6. s 
fsub. s d4, d6 ; (Vc-Vb) 
fsub. s d6, d3 ; 1-(Vc-Vb) 
move d3. s, x: $26 ; store in x: $26 
Above Va etc is from the sin lookup table 
The measured V's and I's must be stored at 
#512-dO Va-d I Vb-d2 Vc-d3 Ia-d4 Ib-d5 Ic-d6 
the pwm o/p at Vr=x: $17 Vy=x: $18 Vb=x: $19 
remember that this time the result must be scaled i. e 
-1 :00: 511 1: 1023 
using the eq. : (x * 511) + 511 
start 
move x: $28, d3. s 
move x: $29, d4. s 
move x: $30, d6. s 
femp d4, d3 
fbit loop-I 
fcmp d6, d4 
fblt loop-I I 
move x: $32, d3. s 
move x: $34, d4. s 
fcmpm d4, d3 
fbit loop-I II 
; Va-vb 
; if Va<Vb jmp to loop-I 
; Vb-Vc 
; if Vb<Vc jmp to loop-] I 
ja-Ic compare magnitude 
; if llal<llcl imp to loop-I II 
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move #1023, x: $17 ; Vr= I 
move x: $21, d4. s I -(Va-Vb) 
jsr pwm-10bit 
move d4.1, x: $18 ; Vy 
move x: $22, d4. s I -(Va-Vc) 
j sr pwm- I Obit 
move d4.1, x: $19 -Vb 
jmp end-I 
loop 
-III 
move #O, x: $19 ; Vb I 
move x: $22, d4. s I -(Va-Vc) 
fneg. s d4 I +(Va-Vc) 
jsr pwm-10bit 
move d4.1, x: $17 ; Vr 
move x: $24, d4. s ; 1-(Vb-Vc) 
fneg. s d4 I +(Vb-Vc) 
jsr pwm-10bit 
move d4.1, x: $18 ; store Vy 
jmp end-I 
loop 
-I 
I 
move x: $28, d3. s ; Va 
move x: $30, d4. s ; Vc 
move x: $33, d6. s ; Ib 
move x: $34, d7. s ; lc 
fcmp d3, d4 ; Vc-Va 
fblt loop- I ; if Vc<Vajmp to loop-I 
fcmpm d6, d7 ; Ilcl - llbl 
fblt loop-I 12 ; if llcl<llbl jmp to loop-I 12 
move #1023, x: $19 ; Vblue =I 
move x: $25, d4. s ; 1-(Vc-Va) 
jsr pwm-10bit 
move d4.1, x: $17 ; Vr 
move x: $26, d4. s 1-(Vc-Vb) 
j sr pwm- I Obit 
move d4.1, x: $18 ; Vyellow 
jmp end-] 
loop- I 12 
move #O, x: $18 NY 
move x: $21, d4. s ; 1-(Va-Vb) 
fneg. s d4 ; -I+(Va-Vb) 
jsr pwm-10bit 
move d4.1, x: $17 ; Vr 
move x: $26, d4. s I -(Vc-Vb) 
fneg. s d4 I +(Vc-Vb) 
jsr pwm-10bit 
move d4.1, x: $19. ; Vblue 
jmp end-I 
loop- I 
move x: $28, d3. s ; Va 
move x: $29, d4. s ; Vb 
move x: $30, d6. s ; Vc 
move x: $34, d7. s ; lc 
fcmp d3, d4 ; Vb-Va 
fblt loop-2 ; if Vb<Vajmp to loop-2 
fcmp d6, d3 ; Va-Vc 
fbit loop-22 ; if Va<Vc jmp to loop-22 
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move x: $33, d6. s 
fcmpm d7, d6 
fblt loop-221 
move #1023, x: $18 
move x: $23, d4. s 
jsr pwm 
-I 
Obit 
move d4.1, x: $17 
move x: $24, d4. s 
jsr pwm-10bit 
move d4.1, x: $19 
jmp end-I 
loop-221 
move #O, x: $19 
move x: $22, d4. s 
fneg. s d4 
jsr pwm-10bit 
move d4.1, x: $17 
move x: $24, d4. s 
fneg. s d4 
jsr pwm-10bit 
move d4.1, x: $18 
jmp end-I 
loop-22 
move x: $29, d3. s 
move x: $30, d4. s 
move x: $32, d6. s 
move x: $34, d7. s 
fcmp d3, d4 
fblt loop_ý2 
fcmpm d6, d7 
fblt loop-222 
move #1023, x: $19 
move x: $25, d4. s 
jsr pwm-10bit 
move d4.1, x: $17 
move x: $26, d4. s 
jsr pwm-10bit 
move d4.1, x: $18 
jmp end-I 
loop-222 
move #O, x: $17 
move x: $25, d4. s 
fneg. s d4 
jsr pwm-10bit 
move d4.1, x: $19 
move x: $23, d4. s 
fneg. s d4 
jsr pwm-10bit 
move d4.1, x: $18 
jmp end-] 
loop-ý2 
move x: $28, d3. s 
move x: $29, d4. s 
move x: $30, d6. s 
fcmp d6, d4 
; lb 
; Ilbl - Ild 
; if llbl<llcl jmp to loop-221 
; Vy=l 
;I -(Vb-Va) 
; Vr 
; 1-(Vb-Vc) 
; Vblue 
; Vblue=- I 
I -(Va-Vc) 
;-I +(Va-Vc) 
; Vr 
I -(Vb-Vc) 
;-I +(Vb-Vc) 
; Vy 
; Vb 
; Vc 
ja 
; lc 
; Vc-Vb 
; if Vc<Vb jmp to loop-2 
; Ilcl-llal 
; if Ild < Ilal jmp to loop-222 
; Vblue= I 
; 1-(Ve-Va) 
; Vred 
;I -(Vc-Vb) 
; Vyellow 
; Vr=- I 
I -(Vc-Va) 
;-I +(Vc-Va) 
; Vblue 
I -(Vb-Va) 
;-I +(Vb-Va) 
; Vyellow 
; Va 
; Vb 
; Vc 
; Vb-Vc 
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tblt loop-3 If Vb<Vc jmp to loop-3 
fcmp d3, d6 ; Vc-Va 
fbit loop-3 Jf Vc<Vaj*mp to loop-3 
move x: $32, d3. s Ja 
move x: $33, d4. s Jb 
fcmpm d3, d4 ; Ilbl - llal fbIt loop-33 Jf llbl<llal jmp to loop-33 
loop-33 
loop-3 
loop-4 
end- I 
move # 1023, x: $18 ; Vyellow =1 
move x: $23, d4. s ; 1-(Vb-Va) 
jsr pwm-10bit 
move d4.1, x: $17 Vred 
move x: $24, d4. s I -(Vb-Vc) jsr pwm-10bit 
move d4.1, x: $19 Vblue 
jmp end-I 
move #O, x: $17 ; Vred = -I 
move x: $23, d4. s I -(Vb-Va) 
fneg. s d4 I +(Vb-Va) 
jsr pwm-10bit 
move d4.1, x: $18 ; Vyellow 
move x: $25, d4. s 1-(Vc-Va) 
fneg. s d4 I +(Vc-Va) 
jsr pwm-10bit 
move d4.1, x: $19 -Vblue 
jmp end-I 
move x: $28, d3. s ; Va 
move x: $30, d4. s ; Vc 
move x: $32, d6. s ja 
move x: $33, d7. s ; lb 
fcmp d4, d3 ; Va-Vc 
fblt start ; if Va<Vc jmp to start 
fcmpm d7, d6 ; Ilal - IN 
fblt loop-4 ; if llal<llbi jmp to loop---, 4 
move #1023, x: $17 ; Vred =I 
move x: $21, d4. s ; 1-(Va-Vb) 
jsr pwm-10bit 
move d4.1, x: $18 -Vyellow 
move x: $22, d4. s ; 1-(Va-Vc) 
j sr pwm- I Obit 
move d4.1, x: $19 ; Vblue 
j mp end- I 
move #O, x: $18 ; Vyellow = -I 
move x: $21, d4. s I -(Va-Vb) 
fneg. s d4 I +(Va-Vb) 
jsr pwm - 
10bit 
move d4.1, x: $17 ; Vred 
move x: $26, d4. s I -(Vc-Vb) 
fneg. s d4 I +(Vc-Vb) 
jsr pwm -I 
Obit 
move d4.1, x: $19 
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move x: $17, d4.1 
move d4.1, x: (r4)+ 
move x: $18, d4.1 
move d4.1, x: (r5)+ 
move x: $19, d4.1 
move d4.1, x: (r6)+ 
out-pwm 
move #out-clr, d3.1 
move x: store-r, d6.1 
move #out 
- r, 
d7.1 
add 0.10.1 
movep d6.1, y: outport I 
move #out-y, d7.1 
move x: store-y, d6.1 
add 0.10.1 
movep d6.1, y: outportl 
move #out-b, d7.1 
move x: store-b, d6.1 
add 0.10.1 
movep d6.1, y: outportl 
movep d3.1, y: outportl 
movep #O, y: outport2 
movep #$ 1 000, y: outport2 
store results in 
x: $2000, $2800 
and x: $3600 
send I st reference wavefrom 
to Xilinx 
send 2nd reference wavefrom 
to Xilinx 
send 3rd reference wavefrom 
to Xilinx 
clear output port 
clear output port 2 
set DSPRD enabling line conversion 
rti 
nop 
pwm-10bit 
move #511.5, d6. s 
fmpy. s d6, d4, d4 
fadd. s d6, d4 
int d4 
rts 
; convert data 
; for 10 bit 
; PWM operation 
9 
; return back 
E. 3 APF CONTROL - DELTA / MODIFIED DELTA MODULATION 
DSP Program to/for: 
I. set up the initialization routine 
2. transfer data from memory to dsp 
3.1 Oth order IIR filter, direct transpose 11 
4.3-2-, ý phase conversion 
5. active/reactive/harmonic calculation 
6. harmonic & reactive compensation 
opt rp ; gen NOP to accom. pipeline delay 
ipr equ $FFFFFFFF address of Interrupt Priority Register 
psr equ $FFFFFFFC address of Port Select Register 
bera equ $FFFFFFFE address of Port A Bus Control Register 
berb equ $FFFFFFFD address of Port B Bus Control Register 
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inportl equ $FFFFFF90 I st input port 
inport2 equ $FFFFFF91 2nd input port 
outportl equ $FFFFFF92 I st ouput port 
outport2 equ $FFFFFF93 2nd output port 
adcmask equ $FFF 
ad2047 equ $7FB 
current-co equ 0.04374996 
voltage-co equ 2.646168 
voltdc-co equ 5.292336 
o-currco equ 5.7142909 
O-Voltco equ 0.3037357 
sqrt2-3 equ (@sqt(2))/(@sqt(3)) 
sqrt3-2 equ (@ sqt(3))/2 
coef equ 32 
data equ $2000 
outdata equ $2100 
band equ 0.0 
out-clr equ $Icoo 
out-r equ $0000 
out-y equ $0400 
out-b equ $0800 
store-r equ $55 
store-y equ $56 
store-b equ $57 
; (825)2047+41 (due to filter offset) 
; multiplier for ip current 
; multiplier for ip voltage 
; multiplier for ip voltage 
; (/2)reciprocal of current multiplier 
; (/2)reciprocal of voltage multiplier 
; starting add coef. for IIR filter 
; starting add d(n) for IIR filter 
main 
; Chebyshev Type 11 Filter coefficient 
org x: coef 
dc -0.9402 
dc 0.0130 
dc 1.9393 
dc -0.0250 
dc 0.0130 
dc -0.9482 
dc 0.1121 
dc 1.9472 
dc -0.2232 
dc 0.1121 
dc -0.9701 
dc 0.2250 
dc 1.9692 
dc -0.4491 
dc 0.2250 
dc -0.9912 
dc 0.2894 
dc 1.9904 
dc -0.5780 
dc 0.2894 
org P: $0 jump 
from reset to start 
jmp $IFF of initialization 
nop 
org P: $8 IRQA 
150 
isr $2000 
nop 
org x: $O 
setup-regs ds 6 
org x: setup. -regs dc $18100 
dc $20OA0000 
dc $20OA0000 
dc $66 
dc $00000000 
org p: $IFF 
move #setup-regs, rO 
move #$8, om-r 
movep x: (rO)+, x: psr 
movep x: (rO)+, x: bcrb 
movep x: (rO)+, x: bcra 
movep x: (rO)+, x: ipr 
move x: (rO), sr 
move #outdata, r3 
move #$2800, r6 
move #$3600, r7 
; Initialise switches 
move 
move 
move 
move 
move 
move 
#O, x: $55 
#0.1, x: $58 
#1023, x: $56 
#100.2, x: $59 
#O, x: $57 
#0.1, x: $60 
; jump to service routine 
PSR 
BCRA 
BCRB 
IPR 
SR (interrupt level priority) 
; starting address for init 
set operating mode register 
set up relevant 
control registers 
IRQA ipl=2 -ve edge 
; switch I- OFF 
move #data, r4 
do #$50, loop2 
move #0.01, dO. s 
move dO. s, y: (r4)+ 
loop2 
move #0.0, d2. s 
move d2. s, x: $47 
move #0.0, d2. s 
move d2. s, x: $48 
movep #O, y: outport2 
movep #$Iooo, y: outport2 
loop 
jmp loop 
; switch2 - ON 
; switch3 - OFF 
; starting add for data(IIR filter) 
I 
; clear initial d(n) 
; clear initial 
; Vinmax (A) 
; clear initial 
; VInmax (B) 
clear o/p port 2 
set DSPRD enabling line conversion 
interrupt service routine for IRQA 
1. Transfer data from a/d 
org p: $2000 
cir dl. 1 
Isl #9, dl. l 
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move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 
and d3.1, d2.1 
move #$7FB, d3.1 
sub d3, d2 
float. s d2 
move #voltage-co, d Ls 
fmpy. s d l, d2, d2 
move d2. s, x: $10 
move #I, dl. l 
Isl #9, dl. l 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 
and d3.1, d2.1 
move #$7FA, d3.1 
sub d3, d2 
float. s d2 
move #voltage-co, d I -s 
fMpy. s d l, d2, d2 
move d2. s, x: $Il 
move x: $10, d3. s 
fneg. s 0 
fsub. s d2, d3 
move d3. s, x: $12 
move #2, dl. l 
Isl #9, dl. l 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 
and d3.1, d2.1 
move #$7FF, d3.1 
sub d3, d2 
float. s d2 
move #current - co, 
di. s 
fmpy. s d l, d2, d2 
fneg. s d2 
move d2. s, x: $13 
move #3, dl. l 
Isl #9, dl. l 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 
and d3.1, d2.1 
move #$7FF, d3.1 
sub d3, d2 
float. s d2 
move #current-co, dl. s 
fmPy. s d l, d2, d2 
fneg. s d2 
move d2. s, x: $14 
move x: $13, d3. s 
fneg. s d3 
fsub. s d2, d3 
move d3. s, x: $15 
; mask wanted bits only (12 Isb) 
; shift down for bipolar (7FB) 
; operation 
; multiply by voltage constant 
; store data of Vr from transducer 
; mask wanted bits only (12 Isb) 
; shift down for bipolar 
; operation 
I 
; multiply by voltage constant 
; store data of Vy from transducer 
; move Vr to B 
; -Vr 
; Vb=-Vr-Vy 
; store Vb in x: $12 
; mask wanted bits only (12 Isb) 
; shift down for bipolar(7FF) 
; operation 
5 
; multiply by current constant 
; store data of Ir from transducer 
; mask wanted bits only (12 Isb) 
; shift down for bipolar (7F9) 
; operation 
I 
; multiply by current constant 
; store data of ly from transducer 
; move Ir to d3 
; -Ir 
; lb=-Ir-ly 
; store lb in x: $15 
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move #4, dl. l 
Isl #9, dl. l 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 ; mask wanted bits only (12 Isb) 
and d3.1, d2.1 
move #$7FC, d3.1 ; shift down for bipolar 
sub d3, d2 ; operation 
float. s d2 
move #current 
- co, 
d I. s 
fmpy. s dl, d2, d2 ; multiply by current constant 
move d2. s, x: $43 ; store data of Irinject from transducer 
move #7, dl. l 
Isl #9, dl. l 
move dl. l, y: outport2 
move y: lnportl, d2.1 
move #adcmask, d3.1 ; mask wanted bits only (12 Isb) 
and d3.1, d2.1 
move #$7FC, d3.1 ; shift down for bipolar 
sub d3, d2 ; operation 
float. s d2 
move #current-co, dl. s 
fmpy. s dl, d2, d2 ; multiply by current constant 
move d2. s, x: $44 ; store data of lyinject from transducer 
move x: $43, d3. s ; move Irinject to D 
fneg. s 0 ; -Irinject 
fsub. s d2, d3 ; Ibinject=-Irinject-lyinject 
move d3. s, x: $45 ; store lbinject in x: $45 
move #5, dl. l 
ISI #9, dl. l 
move dl. l, y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 ; rnask wanted bits only (12 Isb) 
and d3.1, d2.1 
move #ad2047, d3.1 ; shift down for bipolar 
sub d3, d2 ; operation 
float. s d2 
move #voltdc-co, dl. s 
fMpy. s d l, d2, d2 ; multiply by voltage constant 
move d2. s, x: $46 ; store data of Vdc 
from transducer 
move #6, dl. l 
Isl #9, dl. l 
move dl. ], y: outport2 
move y: inportl, d2.1 
move #adcmask, d3.1 ; mask wanted 
bits only (12 Isb) 
and d3.1, d2.1 
move #ad2047, d3.1 ; shift down 
for bipolar 
sub d3, d2 ; operation 
float. s d2 
fMpy. s d l, d2, d2 ; multiply by voltage constant 
move d2. s, x: $61 ; store data of Vdc 
from transducer 
movep #O, y: outport2 clear o/p port 2 
movep #$1000, y: outport2 set DSPRD enabling 
line conversion 
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Low pass (50 Hz) filter for Vsupply 
move #19, MO 
move #7, m4 
move m4, m5 
move #coef, rO 
move #$10, r I 
move #$5 l, r2 
move #data, x: $50 
do #3, end-filter2 
move x: $50, dl. l 
move #8, d2.1 
add d I, d2 
move d2.1, x: $50 
move d2.1, r4 
move r4, r5 
move x: (rl)+, dO. s 
do #4, end-filter I 
fclr dl x: (rO)+, d4. s y: (r4)+, d6. s 
fmpy. s d4, d6, dl 
fadd. s dl, dO x: (rO)+, d4. s 
; modulo add for coef 
; modulo add for data 
; ditto 
; starting add. for coef 
; pointer storage for data 
; starting add for data 
Atto 
; move Vr into dO. s 
; a(2, I) 
; d(i, n-2) 
; a(2, i)d(i, n-2) 
; a(2, i)d(i, n-2) + y(i - 1, n) 
; b(2, i) 
fmpy. s d4, d6, d2 x: (rO)+, d4. s y: (r4)+, d6. s 
fmpy. s d4, d6, dl 
fadd. s dl, dO x: (rO)+, d4. s d6. s, y: (r5)+ 
fmpy. s d4, d6, dl 
fadd. s dl, d2 x: (rO)+, d4. s dO. s, y: (r5)+ 
fmpy. s d4, dO, dO 
fadd. s d2, dO 
end-filterl 
move dO. s, x: (r2)+ 
end-filter2 
; b(2, i)d(i, n-2) 
; a(l, i) 
; d(i, n- 1) 
; a(l, i)d(i, n- 1) 
; a(2, i)d(i, n-2) + a(l, i)d(i, n- 1) + y(i- I, n) 
; this is d(i, n) 
; b(l, i) 
; d(i, n-1) becomes d(i, n-2) 
; b(l, i)d(i, n-1) 
; b(2, i)d(i, n-2) + b(l, i)d(i, n- 1) 
; b(O, i) 
; d(i, n) becomes d(i, n-1) 
; b(O, i)d(i, n) 
; b(2, i)d(i, n-2) + b(l, i)d(i, n-1) + b(O, i)d(i, n) 
; y(i, n) 
voltage peak detector 
move x: $5 l, d2. s ; Vrfiltered 
move #0.0, d3. s 
fsub. s d3, d2 
fbmi minus 
move x: $47, dl. s ; Vinmax 
fcmp d l, d2 ; Vr-Vinmax 
fbit less ; jmp to less if -ve 
move d2. s, x: $47 ; store Vinmax in x: $47 
jmp less I 
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less 
move x: $47, dl. s 
move dl. s, x: $48 
jmp less I 
minus 
move #0.0, dl. s 
move d I. s, x: $47 
less I 
; store peak value in x: $48 
; reset Vinmax 
; when data is -ve 
3ph to 2ph transformation 
move #$5 I, rl ; load starting address for Efiltered 
for V's 
move x: (rl)+, d2. s joad Er into d2 
move x: (rl)+, d3. s joad Ey into d3 
move x: (rl)+, d4. s joad Eb into d4 
move d3. s, d5. s ; save to be 
move d4. s, d6. s ; restored 
move d2. s, d7. s 
move #0.083678, dl. s 
fmpy. s d l, d3, d3 ; -0.996493*Ey 
move #0.821149, dl. s 
fmpy. s d l, d4, d4 ; 0.570714*Eb 
fadd. s d3, d4 ; -0.996493*Ey + 0.570714*Eb 
move #-0.904827, dl. s 
fmpy. s d l, d2, d2 ; 0.42578*Er 
fadd. s d4, d2 ; 0.42578*Er -0.996493*Ey + 0.570714*Eb 
move #sqrt2-3, dO. s 
fmpy. s dO, d2, d2 ; sqrt2-3(0.42578*Er -0.996492*Ey +0.570714*Eb) 
move d2. s, x: $16 ; store E- alpha 
move d5. s, d3. s ; restore original contents 
move d6. s, d4. s ; for E's to find E-beta. 
move d7. s, d2. s 
move #-0.996493, dl. s 
fMpy. s d l, d3, d3 ; -0.083678*Ey 
move #0.570714, dl. s 
fmpy. s d l, d4, d4 ; -0.821149*Eb 
fadd. s d3, d4 ; -0.083678*Ey - 0.821149*Eb 
move #0.425779, dl. s 
fmpy. s d l, d2, d2 ; 0.904827*Er 
fadd. s d4, d2 ; 0.904827*Er - 0.083678*Ey - 0.821149*Eb 
move #sqrt. 2-3, dO. s 
fmpy. s dO, j2, d2 ; sqrt2_3(0.904827*Er - 0.083678*Ey-0.821149*Eb) 
move d2. s, x: $17 ; store E- beta 
for I's 
move #$13, rl ; load starting address for I 
nop jo prevent pipelining error 
move x: (rl)+, d2. s joad Ir into d2 
move x: (rl)+, d3. s ; load ly into 0 
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move x: (rl)+, d4. s ; load Ib into d4 
move d3. s, d5. s ; save to be 
move d4. s, d6. s ; restored 
move #0.5, d Ls 
fmpy-S d l, d3, d3 ; 0.5*ly 
fmpy. s d l, d4, d4 ; 0.5 *Ib 
fadd. s d3, d4 AMY + 0.51b 
fsub. s d4, d2 Jr - 0.5(ly + Ib) 
move #sqrt2-3, dO. s 
fmpy-S dO, d2, d2 ; sqrt2-3(lr - 0.5(ly+lb)) 
move d2. s, x: $18 ; store I- alpha 
move d5. s, d3. s ; restore original contents 
move d6. s, d4. s ; for I's 
move #sqrt3-2, d Ls 
fmpy. s d l, d3, d3 ; sqrt3-2 * Iy 
fmPY. S dl, d4, d4 ; sqrt3-2 * lb 
fsub. s d4, d3 ; (sqrt3-2 * ly) - (sqrt3-2 * lb) 
fMpy. S dO, d3, d3 ; sqrt2 -3 
times above 
move d3. s, x: $19 ; store I- beta 
move x: $16, d2. s ; rnove Ealfa to d2 
move x: $18, d3. s ; rnove lalfa to d3 
fMpy. S d2, d3, d4 x: $19, d3. s ; Ealfa x lalfa, move lbeta to 0 
move x: $17, d2. s ; move Ebeta to d2 
fmPY. S d2, d3, d5 x: $16, d2. s ;P& move Ealfa to d2 
fadd. s d5, d4 
move d4. s, x: $IA move P to x: $IA 
fMpy. S d2, d3, d4 x: $17, d2. s Ealfa x lbeta, move Ebeta to d2 
move x: $18, d3. s ; rnove lalfa to 0 
fmpy. s d2, d3, d5 
fsub. s d5, d4 Q 
move d4. s, x: $IB ; rnove Q to x: $IB 
implement 8th order IIR filter with 
4 cascaded biquad 
coef store at x: $20.. $38 d(n) store at y: $2000.. $200E 
input p at x: $lA 
move #19, mo 
move #7, m4 
move m4, m5 
move #coefrO 
move #data, r4 
move r4, r5 
move x: $IA, dO. s 
do #4, end-filter 
fclrdl x: (rO)+, d4. s y: (r4)+, d6. s 
fmpy. s d4, d6, dl 
fadd. s dl, dO x: (rO)+, d4. s 
; modulo add for coef 
; rnodulo add for data 
; ditto 
; starting add. for coef 
; starting add for data 
; ditto 
; move P into dO. s 
; a(2, i) 
; d(i, n-2) 
; a(2, i)d(l, n-2) 
; a(2, i)d(i, n-2) + y(i- I, n) 
; b(2, i) 
fmpy. s d4, d6, d2 x: (rO)+, d4. s y: (r4)+, d6. s 
; b(2, i)d(i, n-2) 
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fmpy. s d4, d6, d I 
fI add. s dl, dO x: (rO)+, d4. s d6. s, y: (r5)+ 
fmpy. s d4, d6, dl 
fadd. s dl, d2 x: (rO)+, d4. s dO. s, y: (r5)+ 
fmpy. s d4, dO, dO 
fadd. s d2, dO 
end-filter 
move x: $IA, dl. s 
fsub. s dO, dI 
move dl. s, x: $IC 
; a(l, i) 
; d(i, n-1) 
; a(2, i)d(i, n-2) + a(l, i)d(i, n- 1) + y(i- I, n) 
; this is d(i, n) 
; b(l, i) 
; d(i, n-1) becomes d(i, n-2) 
; b(i, i)d(i, n- 1) 
; b(2, i)d(i, n-2) + b(l, i)d(i, n- 1) 
; b(O, i) 
; d(i, n) becomes d(i, n-1) 
; b(O, I)d(i, n) 
; b(2, i)d(i, n-2) + b(l, i)d(i, n-1) + b(O, i)d(i, n) 
; y(i, n) 
; move original P to dI 
; Poriginal - Pfiltered 
; store in x: $lC 
control P 
move x: $48, dl. s 
move #0.004347826, d2. s 
fmpy. s dl, d2, dl #400.0, d2. s 
fmpy. s dl, d2, d2 x: $46, d3. s 
fsub. s d3, d2 
move x: $61, d4. s 
move #0.04584, dO. s 
fmPy. s dO, d4, dO 
fadd. s dO, d2 
move #30.0, d3. s 
fmPy. s dl, d3, dl 
fmPy. s dl, d2, d3 x: $]C, dl. s 
fadd. s d3, d I 
move d I. s, x: $1 C 
; Vin (Vr) 
; 1/230 
; Vin/230 
; (Vin/230)*400, Vdcref 
; move Vdcsample 
; Vdcref - Vdcsample (Vdcerror) 
; input from variable resistor 
; 200/4363 (to give +-20OV) 
; sample* 200/43 63 (Vdcoffset) 
; Vdcerror + Vdcoffset 
; (Vin/230)*50, scaled gain 
; gain *(Vdcerror+Vdcoffset) 
; move req. P into dI 
; P=P+ gain* (Vdcerror+Vdcoffset) 
; store again in x: $]C 
** *** ** ** **** ****** ********** ******* ******* ** ****** ***** *** ** 
* **** * ** ** ** ** 
2ph to 3ph transformation 
dl -P dO -Q 
move x: $16, d2. s 
fmPy. s d2, d2, d4 
move x: $17, d3. s 
fmPy. s d3, d3, d5 
fadd. s d5, d4 
fseedd d4, d4 
; move Ealfa to d2 
; Elfa * Ealfa 
; move Ebeta to 0 
; Ebeta * Ebeta 
; Ealfa*Ealfa + Ebeta*Ebeta (det. ) 
;I Met 
move x: $IC, d5. s 
fmpy. s d2, d5, dO x: $IB, d5. s 
fmpy. s d3, d5, dl 
; move Poriginal-pfiltered into d5 
; Ealfa* (Pori gi nal -Pfi Itered) 
; move Q into d5 
; Ebeta*Q 
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fsub. s dl, dO ; Ealfa*(Poriginal-Pfiltered) - Ebeta*Q fmpy. s d4, dO, dO x: $IC, d5. s ; (I /det)*(Ealfa*lalfa - Ebeta*Ialfa) 
; move Poriginal-Pfiltered into d5 
move dO. s, x: $ID ; store Aalfa into x: $l D 
fmpy. s d3, d5, dO x: $IB, d5. s ; Ebeta*(Poriginal-Pfiltered) 
; move Q into d5 
fmpy. s d2, d5, dl ; Ealfa*Q 
fadd. s dl, dO ; Ebeta*(Poriginal-Pfiltered) + Ealfa*Q 
fmpy. s d4, dO, dO ; (I/det)*(Ebeta*Ialfa + Ealfa*lalfa) 
move dO. s, x: $IE ; store Balfa into x: $ IE 
move x: $ID, dO. s ; Aalfa 
move #sqrt2-3, dl. s ; sqrt(2/3) 
fmpy. s dl, dO, d2 #-0.5, d4. s Jacomp, move -0.5 into d2 
fneg. s d2 
fmpy. s d4, dO, d3 d2. s, x: $40 ; -0.5*Aalfa, store lacomp in x: $40 
move x: $IE, d2. s ; rnove Balfa into d2 
move #sqrt3-2, d4. s ; (sqrt(3))/2 - 0.866 
fmpy. s d2, d4, d4 ; 0.866*Balfa 
move d4. s, dO. s 
fadd. s d3, dO -, -0.5*Aalfa + 0.866*Balfa 
fmpy. s d l, dO, d5 ; sqrt(2/3)*(-0.5*Aalfa + 0.866*Balfa) 
fneg. s d5 Ibcomp 
fsub. s d4, d3 d5. s, x: $41 ; -0.5*Aalfa + 0.866*Balfa 
; store Ibcomp in x: $41 
fMpy. s d l, d3, d5 ; sqrt(2/3)*(-0.5*Aalfa - 0.866"-Balfa) 
fneg. s d5 ; Iccomp 
move d5. s, x: $42 ; store Iccomp in x: $42 
switching signals 
end-I 
end-I I 
end-2 
move x: $40, d6. s jacomp 
move x: $43, d7. s jainject 
fcmp d6, d7 jainject - (lacomp+2) 
fbIt end -I ; 
if lainject is It, imp to end I 
move #O, x: $58 ; switchl - OFF 
move #0. I, x: $66 
imp end- II 
move x: $40, d6. s jacomp 
move x: $43, d7. s jainject 
fcmp d6, d7 jainject - (lacomp-2) 
fbgt end -II 
if lainject is gt, imp to end- II 
move #2, x: $58 ; switch I- ON 
move #100.2, x: $66 
move x: $41, dl. s jbcomp 
move x: $44, d2. s Jbinject 
fcmp d6, d7 Jbinject - (Ibcomp+2) 
fbIt end 2 ; if lbinject is It, imp to end-2 
move #O, x: $59 ; switch2 - OFF 
move #0. I, x: $67 
imp end-21 
move x: $41, d6. s jbcomp 
move x: $44, d7. s Jbinject 
fcmp d6, d7 Jbinject - (Ibcomp-2) 
fbgt end_21 jf lbinject is gt, Jmp to end-21 
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move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 
end-21 
move x: $42, d6. s jccomp 
move x: $45, d7. s ; lcinject 
fcmp d6, d7 jcinject - (Iccomp+2) 
fbIt end-3 ; if Icinject is It, jmp to end-3 
move #O, x: $60 ; switch3 - OFF 
move #0. l, x: $68 
jmp end-31 
end-3 
move x: $42, d6. s ; Iccomp 
move x: $45, d7. s ; Iclnject 
fcmp d6, d7 ; Icinject - (Iccomp-2) 
fbgt end-31 ; if Icinject is gt, imp to end-31 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 
end-31 
include the following sections for modified delta modulation 
with deadband 
move x: $10, dO. s ; Va 
move x: $1 l, dl. s ; Vb 
move x: $12, d2. s ; Vc 
move x: $40, d3. s jacomp 
move x: $41, d4. s jbcomp 
move x: $42, d5. s ; Iccomp 
fcmp d l, dO ; Va-Vb 
fblt dband 
-I 
; if Va<Vb j mp, to dband- I 
fcmp d2, d I ; Vb-Vc 
fblt dband 
-2 
; if Vb<Vc imp to dband-2 
fcmpm d5, d3 ; la-Ic 
fbit amp-I ; if abs(la)<abs(Ic) imp amp-I 
move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; (Va>Vb)&(Vb>Vc) abs(la)>abs(Ic) 
imp end-dband 
amp-I move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; (Va>Vb)&(Vb>Vc) abs(la)<abs(Ic) 
imp end-dband 
dband- I fcmp d2, dO ; Va-Vc 
fblt dband 
-3 
; if Va<Vc imp to dband-3 
fcmpm d5, d4 ; abs(lb)-abs(Ic) 
fbit amp-2 -, jmp if abs(lb)<abs(Ic) 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; (Vb>Va)&(Va>Vc) abs(lb)>abs(Ic) 
imp end-dband 
amp-2 move #O, x: $60 ; switch3 - 
OFF 
move #0. I, x: $68 ; (Vb>Va)&(Va>Vc) abs(Ib)<abs(Ic) 
imp end-dband 
dband 2 fcmp dO, d2 ; Vc-Va 
- fbit dband 
-3 
; if Vc<Va imp to dband-3 
fcmpm d4, d5 ; abs(le)-abs(Ib) 
fbit amp-3 -, jmp if abs(lc)<abs(lb) 
move #32, x: $60 ; switch3 - ON 
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move #100.2, x: $68 ; (Vc>Va)&(Va>Vb) abs(lc)>abs(Ib) 
jmp end-dband 
amp-3 move #O, x: $59 ; switch2 - OFF 
move #0.1, x: $67 ; (Vc>Va)&(Va>Vb) abs(Ic)<abs(lb) 
jmp end-dband 
dband-3 fCmp d2, dO ; Va-Vc 
fblt dband_4 ; If Va<Vc imp to dband-4 
fCmp d I, d2 -, Vc-Vb 
fblt dband-5 ; if Vc<Vb imp to dband-5 
fcmpm d4, d3 ; abs(Ia)-abs(lb) 
fblt amp-4 -, jmp if abs(la)<abs(lb) 
move #2, x: $58 ; switch I- ON 
move #100.2, x: $66 ; (Va>Vc)&(Vc>Vb) abs(la)>abs(lb) 
imp end-dband 
amp_4 move #O, x: $59 ; switch2 - OFF 
move #0. I, x: $67 ; (Va>Vc)&(Vc>Vb) abs(la)<abs(lb) 
imp end-dband 
dband-4 fcmP d2, d I ; Vb-Vc 
fblt dband-5 ; if Vb<Vc imp to dband-5 
fcmpm d3, d4 ; abs(lb)-abs(la) 
fblt amp_5 jmp if abs(lb)<abs(la) 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; (Vb>Vc)&(Vc>Va) abs(lb)>abs(la) 
imp end-dband 
amp-5 move #O, x: $58 ; switchl - OFF 
move #0.1, x: $66 ; (Vb>Vc)&(Vc>Va) abs(lb)<abs(la) 
imp end-dband 
dband-5 fCmpM d3, d5 ; abs(Ic)-abs(la) 
fblt amp-6 jmp if abs(Ic)<abs(la) 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; for the rest & abs(Ic)>abs(la) 
imp end-dband 
amp-6 move #O, x: $58 ; switch I- OFF 
move #0. I, x: $66 ; for the rest & abs(Ic)<abs(la) 
end-dband 
for equal signal 
move x: $55, dl. l ; previous state of switchl 
move x: $58, d2.1 ; current state of switchl 
fCmP d2, d I ; compare both 
fbne eq-1 ; if not equal jump 
move #O, x: $-69 ; equal signal is zero 
eq-1 
move #I, x: $69 ; equal signal is I 
move d2.1, x: $55 ; move current to previous 
move x: $56, dl. l ; previous state of switch2 
move x: $59, d2.1 ; current state of switch2 
fcmp d2, d I ; compare both 
fbne eq-2 ; if not equal jump 
move #O, x: $6A ; equal signal is zero 
eq-2 
move #4, x: $6A ; equal signal is I 
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move d2.1, x: $56 
eq-3 
; move current to previous 
move x: $57, dl. l ; previous state of switch3 
move x: $60, d2.1 ; current state of switch3 
fCmp d2, dI ; compare both 
fbne eq-3 ; if not equal jump 
move #O, x: $6B ; equal signal is zero 
move #16, x: $6B ; equal signal is I 
move d2.1, x: $57 ; rnove current to previous 
move x: $56, dl. l ; switch I 
move x: $57, d2.1 ; switch2 
add d2, d I 
move x: $58, d2.1 ; switch3 
add d2, d I 
move dl. l, x: $6C ; pwm - only move x: $69, d2.1 ; equal I 
add d2, d I 
move x: $6A, d2.1 ; equal2 
add d2, dl 
move x: $6B, d2.1 ; equa]3 
add d2, dI 
move dl. l, x: $6D ; pwm and equal 
create pwm and equal signals for underlap 
move #out-clr, d3.1 
move #out-r, d7.1 
move x: $6D, d6.1 
add d7.1, d6.1 
movep d6.1, y: outportl ; o/p pwrn and equal 
do #4, end-delay ; no of count determine 
move x: $6C, d6.1 ; duration for underlap 
add d7.1, d6.1 ; (this is delay for 
nop equal signal 
end-delay 
movep d6.1, y: outportl ; o/p pwm only 
movep d3.1, y: outportl ; clear 
output results to DAC 
move #$2COO, dl. l ; first DAC output (use Gray code) 
move #o-currco, d3. s ; reciprocal of current multiplier 
move x: $66, d2. s ; restore lacomp 
fMpy. s d2, d3, d2 ; value for DAC 
int d2 ; integerized 
move #128, d5.1 ; scale for bipolar operation 
add d5, d2 
move #$I 000, d5.1 ; set dsprd all the time 
add d5, d2 
movep dl. l, y: outportl ; select DAC output 
movep d2.1, y: outport2 ; output lacomp 
move #$6COO, dl. l ; 2nd DAC output (use Gray code) 
move x: $13, d2. s ; restore Ibcomp 
move #o-currco, d3. s ; reciprocal of current multiplier 
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fmpy. s d2, d3, d2 ; value for DAC 
int d2 ; integerized 
move #128, d5.1 ; scale for bipolar operation 
add d5, d2 
move #$ 1 000, d5.1 ; set dsprd all the time 
add d5, d2 
movep d 1. l, y: outport I ; select DAC output 
movep d2.1, y: outport2 ; output Ibcomp 
move #$4COO, dl. l ; 3rd DAC output (use Gray code) 
move x: $40, d2. s ; restore Iccomp 
fmpy. s d2, d3, d2 ; value for DAC 
int d2 ; Integerized 
move #I 28, d5.1 ; scale for bipolar operation 
add d5, d2 
move #$ 1 000, d5.1 ; set dsprd all the time 
add d5, d2 
movep dl. l, y: outportl ; select DAC output 
movep d2.1, y: outport2 ; output Iccomp 
move #$CCOO, dl. l ; 4th DAC output (use Gray code) 
move x: $18, d2. s ; restore Iccomp 
fmpy. s d2, d3, d2 ; value for DAC 
int d2 ; integerized 
move #128, d5.1 ; scale for bipolar operation 
add d5, d2 
move #$ 1 000, d5.1 ; set dsprd all the time 
add d5, d2 
movep dl. l, y: outportl ; select DAC output 
movep d2.1, y: outport2 ; output Iccomp, 
move #$8COO, dl. l ; 5th DAC output (use Gray code) 
move x: $43, d2. s ; restore Ibcomp 
fmpy. s d2, d3, d2 ; value for DAC 
int d2 ; integerized 
move #128, d5.1 ; scale for bipolar operation 
add d5, d2 
move #$ 1 000, d5.1 ; set dsprd all the time 
add d5, d2 
movep dl. l, y: outportl ; select DAC output 
movep d2.1, y: outport2 ; output Ibcomp 
movep #$OCOO, y: outportl ; Iacth DAc selector 
rti 
EA APF CONTROL - SLIDING MODE 
For initialisation, see section B. 3 
org p: $ I FF 
move #setup-regs, rO 
move #$8, omr 
movep x: (rO)+, x: psr 
movep x: (rO)+, x: bcrb 
movep x: (rO)+, x: bcra 
movep x: (rO)+, x: ipr 
; starting address for init 
; set operating mode register 
; set up relevant 
; control registers 
; IRQA ipl=2 -ve edge 
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move x: (rO), sr 
move #outdata, r3 
move #$2800, r6 
move #$3600, r7 
; initialise switches 
move #O, x: $55 ; switch I- OFF 
move #0.1, x: $58 
move #1023, x: $56 ; switch2 - ON 
move #100.2, x: $59 
move #O, x: $57 ; switch3 - OFF 
move #0. I, x: $60 
move #data, r4 ; starting add for data(IIR filter) 
do #$50, loop2 
move #0.01, dO. s 
move dO. s, y: (r4)+ ; clear initial d(n) 
loop2 
move #0.0, d2. s ; clear initial 
move d2. s, x: $47 ; Vinmax (A) 
move #0.0, d2. s ; clear initial 
move d2. s, x: $48 ; Vinmax (B) 
; initialise counter 
move d2. s, x: $77 ; clear previous Vs 
move d2. s, x: $78 ; clear counter 
move d2. s, x: $7A ; clear for lookup table 
move #$400, d2.1 
move d2.1, x: $7B ; set pointer at $400 
lookup table for arctan (0 - 90) 
move #$3EFF, rO 
move #$400, rl 
do #256, arctan 
move y: (rl), dO. s 
move x: (rl)+, dl. s 
fseedd dl, dl 
fmPy. s dO, d 1, dO 
move dO. s, x: (rO)+ 
; starting add for arctan 
; starting add for sin/cos 
; sine 
; cosine 
;I /cosine 
; sine/cosine (tan) 
; store tan 
arctan 
movep #O, y: outport2 
movep #$I 000, y: outport2 
clear o/p port 2 
set DSPRD enabling line conversion 
loop 
jmp loop 
interrupt service routine for IRQA 
1. Transfer data from a/d 
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(see B. 3) 
counter to determine angle 
move x: $78, d3. s ; restore counter 
move x: $10, dl. s ; restore Vr 
move #1.0, dO. s 
fcmp dO, d I ; dl - dO 
fbmi inc ; if Vr<O then jump 
move x: $77, d2. s ; prev value of Vr 
move #0.0, dO. s 
fcmp dO, d2 ; d2 - dO 
fbgt inc ; if Vrprev>O then jump 
move #300.0, dO. s ; do not reset if 
fcmp dO, d3 ; count < 300 
fblt inc ; (360 deg = 389) 
move d3. s, x: $79 ; max value of counter 
move #0.0, dO. s 
move dO. s, x: $78 ; reset counter 
move y: $400, d6. s ; reset to 0 deg 
move d6. s, x: $7A 
move #$400, d6.1 
move y: (r6), d5. s 
fneg. s d5 
move d5. s, x: $7A 
inc 
float. s d6 
move d6. s, x: $7B ; store location of sine 
jmp end-count 
move #1.0, d4. s 
fadd. s d4, d3 
move d3. s, x: $78 ; inc counter 
move #2.618926, d4. s ; 1024/391 
move x: $7B, d6. s ; previous sin pointer 
fadd. s d4, d6 
move d6. s, x: $7B ; store current pointer 
int d6 
move d6.1, r6 
move y: (r6), d6. s 
fneg. s d6 
move d6. s, x: $7A 
end-count 
move x: $10, dl. s ; save current Vr as 
move dl. s, x: $77 ; previous Vr 
See B. 2 for: 
i. Low pass (50 Hz) filter for Vsupply 
il. Voltage peak detector 
iii. IIR Chebyshev filter 
iv. P control 
v. 2ph to 3ph transformation 
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3 phase to d-q transformation 
move #$40, r I 
move #$80, r2 
nop 
do #2, end-dq 
move x: (rl)+, d2. s 
move x: (rl)+, d3. s 
move x: (rl)+, d4. s 
joad starting address for I 
; storage for I alfa-beta, d-q 
jo prevent pipelining error 
joad Ir into d2 
joad ly into d3 
; load Ib into d4 
move d3. s, d5. s 
move d4. s, d6. s 
move #0.5, dl. s 
fmPy. s d l, d3, d3 
fmPy. s d l, d4, d4 
fadd. s d3, d4 
fsub. s d4, d2 
move #sqrt2-3, dO. s 
fmpy. s dO, d2, d2 
move d2. s, x: (r2)+ 
move d5. s, d3. s 
move d6. s, d4. s 
move #sqrt3-2, dl. s 
fmPy. s d l, d3, d3 
fmpy. s d l, d4, d4 
fsub. s d4, d3 
fmpy. s dO, d3, d3 
move d 3. s, x: (r2) + 
move x: $7B, dO. s 
int dO 
move dO. I, rO 
nop 
move x: (rO), dO. s 
fneg. s dO 
move y: (rO), d 1. s 
fneg. s dl 
fmpy. s dO, d2, d4 
fmPy. s d l, d3, d5 
fadd. s d5, d4 
move d4. s, x: (r2)+ 
fneg. s dl 
fmpy. s d l, d2, d4 
fmPy. s dO, d3, d5 
fadd. s d5, d4 
move d4. s, x: (r2)+ 
; save to be 
; restored 
; 0.5*ly 
; 0.5*lb 
; 0.51y + 0.51b 
jr - 0.5(ly + lb) 
; sqrt2_3(lr - 0.5(ly+lb)) 
; store Iref - alpha 
; restore original contents 
; for I's 
; sqrt3-2 * ly 
; sqrt3-2 * lb 
; (sqrt3_2 * ly) - (sqrt3-2 * lb) 
; sqrt2-3 times above 
; store I- beta 
; pointer for sin/cos table 
; integerized 
; restore address for sin/cos 
; prevent pipelining error 
; current cosine value 
; current sine value 
; (I_alpha)*cos(theta) 
; (I_beta) *sin (theta) 
J-d 
; store I-d 
; -sine 
; -(I_alpha)*sin(theta) 
; (1-beta) * cos (theta) 
; I_q 
; store I_q 
end-dq 
move : $82, dl. s 
move x: $86, d2. s 
fsub. s d2, d I 
fneg. s dI 
move dl. s, x: $88 
; Iref-d 
; Iini-d 
; Iref-d - linj-d 
; store Ed 
move x: $83, dl. s ; Iref-q 
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move x: $97, d2. s ; Iinj-q 
fsub. s d2, d I ; lref-q - linj-q 
fneg. sdI 
move dl. s, x: $89 ; store Eq 
differentiator 
move #$82, rO 
move #$8A, rl 
move #$8C, r2 
do #2, end - 
diff 
move x: (rO), dO. s 
move x: (r2), dl. s 
fsub. s d l, dO 
move #20000.0, d3. s 
fmpy. s dO, d3, dO 
move dO. s, x: (rl)+ 
move x: (rO)+, dO. s 
move dO. s, x: (r2)+ 
; starting add for Iref 
; starting add for d-Iref 
; starting add for previous Iref 
; current la-comp 
; previous la - comp 
; I-current - I-previous 
; 1/(time diff) 1/50e-6 
; d-lacomp 
; for previous la-Comp 
end-diff 
find Ud/Uq 
move #314.159265, dO. s Wr 
move x: $87, dl. s ; lq-inject 
fmPY. S dO, d I, dO ; Wr * Iq-inject 
move x: $48, dl. s ;E (peak value) 
move #1.2247449, d2. s ; sqrt(3/2) 
fmPY. S d l, d2, d I ; sqrt(3/2) *E 
fsub. s dO, d I ; sqrt(3/2)*E - Wr*lq-inject 
move x: $8A, d2. s ; dIref -d fadd. s d2, d I ; dIrefj+sqrt(3/2)*E - Wr*lq-inject 
move x: $46, dO. s ; Vdc 
fseedd dO, dO ; I/Vdc 
move #0.00645, d2. s ;L 
fmPY. S d2, dO, d2 ; L/Vdc; 
fmPY. S d2, d l, d2 ; LNdc * (sum above) 
move d2. s, x: $8E ; Ud 
move #314.159265, dO. s ; Wr 
move x: $86, dl. s ; ld_lnject 
fMpy. S dO, d I, d I ; Wr * Id-inject 
move x: $8B, d2. s ; dIref_q 
fadd. s d2, d I ; dlref-q + Wr*ld-inject 
move x: $46, dO. s ; Vdc 
fseedd dO, dO ; lNdc 
move #0.00645, d2. s ;L 
fmPY. S d2, dO, d2 ; LNdc; 
fmpy. s d2, dl, d2 ; LNdc * (sum above) 
move d2. s, x: $8F ; Uq 
move x: $8E, dl. s ; Ud 
fseedd dl, dl J/Ud 
fmpy. s d l, d2, d I ; Uq/Ud 
fabs. s dI 
move dl. s, x: $90 ; save Uq/Ud 
* *** ** ******* **** * ****** ***** * ***** ** ** ** ***** ***** *** ** *** 
**** ** * ** ** **** 
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search for the true angle 
approx. valid up to 45 deg 
*** * ****** ***** ** ****** *** ** ****************** *** ** 
move 
move 
fmpy. s 
move 
fcmp 
fbgt 
move 
x: $90, dO. s 
#142.0, dl. s 
dO, d 1, dO 
#128.0, d2. s 
d2, dO 
endl-aniale 
d2. s, x: $91 
end-angle 
; value of Uq/Ud 
; (30/0.6)*(256/90) 
; angle in deg 
; maximum at 45 deg 
imp 
endl-angle 
move 
end-angle 
dl. s, x: $91 
; if >45, limit at 
; 45 only 
switchin si2nals 
move x: $7B, d3. s ; pointer for sin/cosine table 
move x: $91, dO. s ; angle 
fadd. s dO, d3 ; add together, new angle 
move d3. s, x: $92 ; store current pointer 
move x: $88, dO. s ; Ed 
move x: $89, dl. s ; Eq 
move #0.0, d2. s 
fsub. s d2, dO ; Ed -0 
fblt sw-Ed Jump if Ed<O 
fsub. s d2, dI ; Eq -0 
fblt sw-Eq I Jump if Eq<O 
sw-l I move #1 109.3333, d4. s ; angle = 30 deg 
fsub. s d3, d4 ; 30 - deg 
fbgt sw-16 ; if deg<30, jump to sw-l I 
move #1280.0, d4. s ; angle = 90 deg 
fsub. s d3, d4 ; 90 - deg 
fbit sw-12 ; if deg>90, jump to sw-12 
move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0. I, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-12 move #1450.6667, d4. s ; angle = 150 deg 
fsub. s d3, d4 ; 150 - deg 
fblt sw-l 3 ; if deg> I 50j ump to sw- 13 
move #O, x: $58 ; switchl - OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100. ý, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.1,068 ; switch3 for DAC 
jmp end-sw 
sw-l 3 move #1621.3333, d4. s ; angle = 210 deg 
fsub. s d3, d4 ; 210 - deg 
fbit sw - 
14 ; if deg>2 I O. jump to sw- 14 
move #O, x: $58 ; switch I- OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
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sw-14 
sw-15 
move 
move 
imp 
move 
fsub. s 
fbit 
move 
move 
move 
move 
move 
move 
imp 
move 
fsub. s 
fblt 
move 
move 
move 
move 
move 
move 
imp 
sw-16 move 
move 
sw-Eql 
sw-21 
sw-22 
sw-23 
move 
move 
move 
move 
imp 
#32, x: $60 
#100.2, x: $68 
end-sw 
#1792.0, d4. s 
d3, d4 
sw-15 
#O, x: $58 
#0.2, x: $66 
#O, x: $59 
#0.2, x: $67 
#32, x: $60 
#100.2, x: $68 
end-sw 
#1962.6667, d4. s 
d3, d4 
sw-16 
#2, x: $58 
#100.2, x: $66 
#O, x: $59 
#0.2, x: $67 
#32, x: $60 
#100.2, x: $68 
end-sw 
#2, x: $58 
#100.2, x: $66 
#O, x: $59 
#0.2, x: $67 
#O, x: $60 
#0.2, x: $68 
end-sw 
move #1 109.3333, d4. s 
fsub. s d3, d4 
fbgt sw-26 
move #1280.0, d4. s 
fsub. s d3, d4 
fblt sw-22 
move #2, x: $58 
move #100.2, x: $66 
move #O, x: $59 
move #0.2, x: $67 
move #O, x: $60 
move #0.1, x: $68 
imp end-sw 
move #1450.6667, d4. s 
fsub. s d3, d4 
fblt sw-23 
move #2, x: $58 
move #100.2, x: $66 
move #8, x: $59 
move #100.2, x: $67 
move #O, x: $60 
move #0.2, x: $68 
jmP end-sw 
move #1 621.3333, d4. s 
fsub. s d3, d4 
fblt sw-24 
move #O, x: $58 
move #0.2, x: $66 
move #8, x: $59 
; switch3 - ON 
; switch3 for DAC 
; angle = 270 deg 
; 270 - deg 
; if deg>270. jump to sw-15 
; switch I- OFF 
; switch I for DAC 
; switch2 - OFF 
; switch2 for DAC 
; switch3 - ON 
; switch3 for DAC 
; angle = 330 deg 
; 330 - deg 
; if deg>330. jump to sw-l 6 
; switch I- ON 
; switch I for DAC 
; switch2 - OFF 
; switch2 for DAC 
; switch3 - ON 
; switch3 for DAC 
; switch I- ON 
; switch I for DAC 
; switch2 - OFF 
; switch2 for DAC 
; switch3 - OFF 
; switch3 for DAC 
; angle = 30 deg 
; 30 - deg 
; if deg<30, jump to sw-26 
; angle = 90 deg 
; 90 - deg 
; if deg>90, jump to sw-22 
; switchl - ON 
; switch I for DAC 
; switch2 - OFF 
; switch2 for DAC 
; switch3 - OFF 
; switch3 for DAC 
; angle = 150 deg 
J50 - deg 
; if dep I 50. j ump to sw-23 
; switch I- ON 
; switch I for DAC 
; switch2 - ON 
; swItch2 for DAC 
; switch3 - OFF 
; switch3 for DAC 
; angle = 210 deg 
; 210 - deg 
; if deg>210. jump to sw-24 
; switch] - OFF 
; switch I for DAC 
; switch2 - ON 
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move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-24 move #1792.0, d4. s ; angle = 270 deg 
fsub. s d3, d4 ; 270 - deg 
fblt sw-25 ; If deg>270. jump to sw-25 
move #O, x: $58 ; switch] - OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-25 move #1962.6667, d4. s ; angle = 330 deg 
fsub. s d3, d4 ; 330 - deg 
fblt sw-26 ; if deg>330jump to sw-26 
move #O, x: $58 ; switch I- OFF 
move #0.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-26 move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
jmP end-sw 
sw-Ed 
move x: $89, dl. s ; Eq 
move #0.0, d2. s 
fsub. s d2, d I -Eq -0 
fblt sw - 
Eq2 Jurnp if Eq<O 
move x: $7B, d3. s ; pointer for sin/cosine table 
sw-31 move #1 109-3333, d4. s ; angle = 30 deg 
fsub. s d3, d4 ; 30 - deg 
fbgt sw - 
36 ; if deg<30, jump to sw-31 
move #1280.0, d4. s ; angle = 90 deg 
fsub. s d3, d4 ; 90 - deg 
fblt sw - 
32 ; if deg>90, jump to sw-32 
move #O, x: $58 ; switchl - OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0. I, x: $68 ; switch3 for DAC 
jmp end - sw 
sw-32 move #1450.6667, d4. s ; angle= 
150 deg 
fsub. s d3, d4 ; 150 - deg 
fblt sw - 
33 ; if deg> I 50. jump to sw-33 
move #O, x: $58 ; switch I- OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100. I, x: $68 ; switch3 for DAC 
jmp end-sw 
169 
sw-33 move #1621.3333, d4. s ; angle = 210 deg 
fsub. s d3, d4 ; 210 - deg 
fblt sw-34 ; if deg>210. jump to sw-34 
move #O, x: $58 ; switchl - OFF 
move #0.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-34 move #1792.0, d4. s ; angle = 270 deg 
fsub. s d3, d4 ; 270 - deg 
fblt sw-35 ; if deg>270. jump to sw-35 
move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; swItch3 for DAC 
jmp end-sw 
sw-35 move #1962.6667, d4. s ; angle = 330 deg 
fsub. s d3, d4 ; 330 - deg 
fblt sw-36 ; if deg>330. jump to sw-36 
move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-36 move #2, x: $58 ; switchl - ON 
move #100.2, x: $66 ; switchl for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-Eq2 
sw_41 move #1 109.3333, d4. s ; angle = 30 deg 
fsub. s d3, d4 ; 30 - deg 
fbgt sw-46 ; if deg<30, jump to sw-46 
move #1280.0, d4. s ; angle = 90 deg 
fsub. s d3, d4 ; 90 - deg 
fbit sw-42 ; if deg>90, jump to sw-42 
move #O, x: $58 ; switch I- OFF 
move #0.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.1, x: $68 ; switch3 for DAC 
jmp end-sw 
sw_42 move #1450.6667, d4. s ; angle = 150 deg 
fsub. s d3, d4 ; 150 - deg 
fbit sw-43 ; if deg>150. jump to sw-43 
move #2, x: $58 ; switch I- ON 
move #100.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
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imp end-sw 
sw_43 move #1621.3333, d4. s ; angle = 210 deg 
fsub. s d3, d4 ; 210 - deg 
fbit sw-44 ; if deg>210. jump to sw-44 
move #2, x: $58 ; switch I- ON 
move #100.2, x: $66 ; switch I for DAC 
move #O, x: $59 ; switch2 - OFF 
move #0.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw_44 move #1792.0, d4. s ; angle = 270 deg 
fsub. s d3, d4 ; 270 - deg 
fblt sw-45 jf deg>270. jump to sw-45 
move #2, x: $58 ; switch I- ON 
move #100.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
imp end-sw 
sw-45 move #1962.6667, d4. s ; angle = 330 deg 
fsub. s d3, d4 ; 330 - deg 
fblt sw-46 ; if deg>330. jump to sw-46 
move #O, x: $58 ; switchl - OFF 
move #0.2, x: $66 ; switch I for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #O, x: $60 ; switch3 - OFF 
move #0.2, x: $68 ; switch3 for DAC 
jmp end-sw 
sw-46 move #O, x: $58 ; switchl - OFF 
move #0.2, x: $66 ; switchl for DAC 
move #8, x: $59 ; switch2 - ON 
move #100.2, x: $67 ; switch2 for DAC 
move #32, x: $60 ; switch3 - ON 
move #100.2, x: $68 ; switch3 for DAC 
end-sw 
for equal signal 
move x: $55, dl. l ; previous state of switch I 
move x: $58, d2.1 ; current state of switch I 
fcmp d2, d I xornpare both 
fbne eq-1 ; if not equal jump 
move #O, x: $69 ; equal signal is zero 
eq- I 
move #I, x: $69 ; equal signal is I 
move d2.1, x:, $55 ; rnove current to previous 
move x: $56, dl. l ; previous state of switch2 
move x: $59, d2.1 ; current state of switch2 
fcmp, d2, d I ; compare both 
fbne eq-2 ; If not equal jump 
move #O, x: $6A ; equal signal is zero 
eq-2 
move #4, x: $6A ; equal signal is I 
move d2.1, x: $56 ; rnove current to previous 
move x: $57, dl. l ; previous state of switch3 
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eq-3 
move x: $60, d2.1 xurrent state of switch3 
fCmp d2, d I xornpare both 
fbne eq-3 ; if not equal jump 
move #O, x: $6B xqual signal is zero 
move #16, x: $6B ; equal signal is I 
move d2.1, x: $57 ; Move current to previous 
move x: $56, dIA ; switch I 
move x: $57, d2.1 ; switch2 
add d2, d I 
move x: $5 8, d2.1 ; switch3 
add d2, d I 
move dl. l, x: $6C ; pwm-only 
move x: $69, d2.1 ; equal I 
add d2, d I 
move x: $6A, d2.1 ; equal2 
add d2, d I 
move x: $6B, d2.1 ; equal3 
add d2, d I 
move dl. l, x: $6D ; pwm and equal 
create pwm and equal signals for underlap 
move #out - clr, 
d3.1 
move #out-r, d7.1 
move x: $6D, d6.1 
add d7.1, d6.1 
movep d6.1, y: outportl ; o/p pwm and equal 
do #4, end-delay ; no of count determine 
move x: $6C, d6.1 ; duration for underlap 
add d7.1, d6.1 ; (this is delay for 
nop equal signal 
end-delay 
movep d6.1, y: outportl ; o/p pwm only 
movep d3.1, y: outportl ; clear 
output results to DAC 
move #$2COO, dl. l 
move #0.05, d3. s 
move x: $92, d2. s 
fmpy. s d2, d3, d2 
int d2 
move #128, d5.1 
add d5, d2 
move #$ 1 000, d5.1 
add d5, d2 
movep dl I, y: outportl 
movep d2.1, y: outport2 
move #$6COO, dl. l 
move x: $91, d2. s 
fmPy. s d2, d3, d2 
int d2 
move #128, d5.1 
; first DAC output (use Gray code) 
; reciprocal of current multiplier 
; restore lacomp 
; value for DAC 
; integerized 
; scale for bipolar operation 
; set dsprd all the time 
; select DAC output 
; output Iacomp 
; 2nd DAC output (use Gray code) 
; restore Ibcomp 
; value for DAC 
; integerized 
; scale for bipolar operation 
172 
add d5, d2 
move #$ 1 000, d5.1 
add d5, d2 
movep dl. l, y: outporti 
movep d2.1, y: outport2 
move #$4COO, dl. l 
move x: $43, d2. s 
move #o-currco, d3. s 
fmpy. s d2, d3, d2 
int d2 
move #128, d5.1 
add d5, d2 
move #$ 1 000, d5.1 
add d5, d2 
movep d 1.1, youtport I 
movep d2.1, y: outport2 
move #$CCOO, dl. l 
move x: $18, d2. s 
fmpy. s d2, d3, d2 
int d2 
move #12845.1 
add d5, d2 
move #$ 100045.1 
add d5, d2 
movep dl. l, y: outportl 
movep d2.1, y: outport2 
move #$8COO, dl. l 
move #o-currco, d3. s 
move x: $13, d2. s 
fmpy. s d2, d3, d2 
int d2 
move #128, d5.1 
add d5, d2 
move #$ 1 000, d5.1 
add d5, d2 
movep dl. l, y: outport] 
movep d2.1, y: outport2 
movep #$OCOO, y: outportl 
rti 
; set dsprd all the time 
; select DAC output 
; output Ibcomp 
; 3rd DAC output (use Gray code) 
; restore Iccomp 
; value for DAC 
; integerized 
; scale for bipolar operation 
; set dsprd all the time 
; select DAC output 
; output Iccomp 
; 4th DAC output (use Gray code) 
; restore Iccomp 
; value for DAC 
; integerized 
; scale for bipolar operation 
; set dsprd all the time 
; select DAC output 
; output lecomp 
; 5th DAC output (use Gray code) 
; restore Ibcomp 
; value for DAC 
; integerized 
; scale for bipolar operation 
; set dsprd all the time 
; select DAC output 
; output Ibcomp 
; Iacth DAc selector 
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